AMD Confidential

 

 

November 21st, 2008

User Manual

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Instruction

 

 

 

 

 

 

 

 

 

Supported

 

 

Mnemonic

 

 

 

Opcode

 

 

 

 

 

 

 

Description

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Move doubleword at DS:rSI to ES:rDI,

 

MOVSD

 

 

A5

 

 

 

and then increment or decrement rSI

 

 

 

 

 

 

 

 

 

and rDI.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Move

 

quadword at DS:rSI to ES:rDI,

 

MOVSQ

 

 

A5

 

 

 

and then increment or decrement rSI

 

 

 

 

 

 

 

 

 

and rDI.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Move

 

the

contents of an 8-bit

 

MOVSX reg16,reg/mem8

 

 

0F

BE /r

 

register

or

memory location to a 16-

 

 

 

 

 

 

 

 

 

bit register with sign extension.

 

 

 

 

 

 

 

 

 

Move

 

the

contents of an 8-bit

 

MOVSX reg32,reg/mem8

 

 

0F

BE /r

 

register

or

memory location to a 32-

 

 

 

 

 

 

 

 

 

bit register with sign extension.

 

 

 

 

 

 

 

 

 

Move

 

the

contents of an 8-bit

 

MOVSX reg64,reg/mem8

 

 

0F

BE /r

 

register

or

memory location to a 64-

 

 

 

 

 

 

 

 

 

bit register with sign extension.

 

 

 

 

 

 

 

 

 

Move

 

the

contents of a 16-bit

 

MOVSX reg32,reg/mem16

 

 

0F

BF /r

 

register

or

memory location to a 32-

 

 

 

 

 

 

 

 

 

bit register with sign extension.

 

 

 

 

 

 

 

 

 

Move

 

the

contents of a 16-bit

 

MOVSX reg64,reg/mem16

 

 

0F

BF /r

 

register

or

memory location to a 64-

 

 

 

 

 

 

 

 

 

bit register with sign extension.

 

 

 

 

 

 

 

 

 

Move

 

the

contents of a 32-bit

 

MOVSXD reg64,reg/mem32

 

63

/r

 

register

or

memory operand to a 64-

 

 

 

 

 

 

 

 

 

bit register with sign extension.

 

 

 

 

 

 

 

 

 

Move

 

the

contents of an 8-bit

 

MOVZX reg16,reg/mem8

 

 

0F

B6 /r

 

register

or

memory operand to a 16-

 

 

 

 

 

 

 

 

 

bit register with zero-extension.

 

 

 

 

 

 

 

 

 

Move

 

the

contents of an 8-bit

 

MOVZX reg32,reg/mem8

 

 

0F

B6 /r

 

register

or

memory operand to a 32-

 

 

 

 

 

 

 

 

 

bit register with zero-extension.

 

 

 

 

 

 

 

 

 

Move

 

the

contents of an 8-bit

 

MOVZX reg64,reg/mem8

 

 

0F

B6 /r

 

register

or

memory operand to a 64-

 

 

 

 

 

 

 

 

 

bit register with zero-extension.

 

 

 

 

 

 

 

 

 

Move

 

the

contents of a 16-bit

 

MOVZX reg32,reg/mem16

 

 

0F

B7 /r

 

register

or

memory operand to a 32-

 

 

 

 

 

 

 

 

 

bit register with zero-extension.

 

 

 

 

 

 

 

 

 

Move

 

the

contents of a 16-bit

 

MOVZX reg64,reg/mem16

 

 

0F

B7 /r

 

register

or

memory operand to a 64-

 

 

 

 

 

 

 

 

 

bit register with zero-extension.

 

 

 

 

 

 

 

 

 

Multiplies

an 8-bit register or

 

MUL reg/mem8

 

 

F6

/4

 

 

memory operand by the contents of the

 

 

 

 

 

AL register and stores the result in

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the AX register.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Multiplies

a 16-bit register or

 

MUL reg/mem16

 

 

F7

/4

 

 

memory operand by the contents of the

 

 

 

 

 

AX register and stores the result in

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the DX:AX register.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Multiplies

a 32-bit register or

 

MUL reg/mem32

 

 

F7

/4

 

 

memory operand by the contents of the

 

 

 

 

 

EAX register and stores the result in

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the EDX:EAX register.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Multiplies

a 64-bit register or

 

MUL reg/mem64

 

 

F7

/4

 

 

memory operand by the contents of the

 

 

 

 

 

RAX register and stores the result in

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the RDX:RAX register.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Performs a tow’s complement negation

 

NEG reg/mem8

 

 

F6

/3

 

 

on

an

8-bit

register

or

memory

 

 

 

 

 

 

 

 

 

operand.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Performs a tow’s complement negation

 

NEG reg/mem16

 

 

F7

/3

 

 

on

a

16-bit

register

or

memory

 

 

 

 

 

 

 

 

 

operand.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Performs a tow’s complement negation

 

NEG reg/mem32

 

 

F7

/3

 

 

on

a

32-bit

register

or

memory

 

 

 

 

 

 

 

 

 

operand.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Performs a tow’s complement negation

 

NEG reg/mem64

 

 

F7

/3

 

 

on

a

64-bit

register

or

memory

 

 

 

 

 

 

 

 

 

operand.

 

 

 

 

 

 

 

 

 

204

Appendix A

Page 215 Page 217
Page 216
Image 216
AMD 4.4.5 Movsx reg16,reg/mem8, Movsx reg32,reg/mem8, Movsx reg64,reg/mem8, Movsx reg32,reg/mem16, Movsx reg64,reg/mem16
Page 215 Page 217

4.4.5 specifications

AMD 4.4.5 is a robust version of the AMD software ecosystem that focuses on enhanced performance, stability, and efficiency for users relying on AMD processors and graphics cards. This iteration brings various features and technologies designed to optimize gaming, professional applications, and general computing tasks.

One of the standout enhancements in AMD 4.4.5 is the integration of Smart Access Memory technology, which allows the CPU to access the full graphics memory directly. This feature enhances data flow between the CPU and GPU, leading to improved frame rates and overall performance, especially in memory-intensive games. Users can experience a marked increase in gaming performance without the need for additional hardware upgrades.

Another significant feature introduced is the updated Radeon Software Adrenalin Edition. This software update encompasses optimizations for various games, ensuring that gamers can enjoy a seamless experience with the latest titles. The Adrenalin interface also provides features such as Radeon Chill, which helps reduce power consumption during less demanding scenes, and Radeon Anti-Lag, designed to minimize input lag and enhance responsiveness in competitive gaming.

Additionally, AMD 4.4.5 brings the latest drivers that include important performance enhancements and bug fixes that allow for greater system stability. Regular updates ensure that users have the best experience with their AMD hardware, and it significantly bolsters compatibility with the latest gaming titles and software applications.

AMD's Enhanced Sync technology offers users the ability to eliminate screen tearing and stuttering while delivering smooth gameplay. It dynamically synchronizes the refresh rate of the display with the frame rates produced by the GPU, improving the visual experience significantly.

With the introduction of FidelityFX Super Resolution, AMD continues to bolster its suite of technologies that enhance graphics quality and performance. This feature allows lower-resolution images to be upscaled effectively, making it easier for users to enjoy high-end visuals without taxing their hardware excessively.

In summary, AMD 4.4.5 represents a comprehensive update for users by integrating cutting-edge technologies that cater to a wide range of applications from gaming to content creation. With enhancements across the board, AMD reaffirms its commitment to providing high-performance solutions that keep pace with the ever-evolving technology landscape. Whether for gaming aficionados or professional creators, the capabilities offered in this version make it a significant milestone in the AMD software ecosystem.
Top Page Image Contents