AMD Confidential

User Manual November 21st, 2008

Appendix A 183

Table 15-6: CPUID Standard Feature implementation
A.4.2 CPUID AMD Feature Support (Extended Function 0x80000001)

Table 15-7 shows the extended feature bits returned by the AweSim CPU processor

model and which features are fully ( ) or only partially ( ) implemented and

supported. A indicates that the returned feature bit is zero and this feature is not

implemented and not supported.

Feature
7th
Generation
8th
Generation
(Base)
8th
Generation
Pre.-Rev. F
8th
Generation
Rev. F
Floating-Point Unit
Virtual Mode Extensions
Debugging Extensions1
Page-Size Extension
Time Stamp Counter
AMD Model-Specific Registers
Page Address Extensions
Machine Check Exception
CMPXCHG8B Instruction
APIC
SYSCALL and SYSRET
Memory Type Range Registers
Page Global Extension
Machine Check Architecture
Conditional Move Instruction
Page Attribute Table
Page Size Extensions (PSE-36)
No-execute page protection
SEM2
AMD extensions to MMX™
MMX™
FXSAVE/FXRSTOR
Fast FXSAVE/FXRSTOR
1 GB Paging feature
RDTSCP
Long Mode2
AMD Extensions to 3DNow!™
3DNow! Instructions
Virtualization Technology
Table 15-7: CPUID Extended Feature implementation

1 Only read and write to debug registers is supported, side effects are not implemented.
2 Controlled by FUSE state.