MC9S12DT128B Device User Guide — V01.07

A.5 Reset, Oscillator and PLL

This section summarizes the electrical characteristics of the various startup scenarios for Oscillator and Phase-Locked-Loop (PLL).

A.5.1 Startup

Table A-14summarizes several startup characteristics explained in this section. Detailed description of the startup behavior can be found in the Clock and Reset Generator (CRG) Block User Guide.

Table A-14 Startup Characteristics

Conditions are shown in Table A-4unless otherwise noted

Num

C

 

Rating

Symbol

Min

Typ

Max

Unit

 

 

 

 

 

 

 

 

1

T

POR release level

VPORR

 

 

2.07

V

2

T

POR assert level

VPORA

0.97

 

 

V

3

D

Reset input pulse width, minimum input time

PWRSTL

2

 

 

tosc

4

D

Startup from Reset

nRST

192

 

196

nosc

5

D

Interrupt pulse width,

 

edge-sensitive mode

PWIRQ

20

 

 

ns

IRQ

 

 

6

D

Wait recovery startup time

tWRS

 

 

14

tcyc

A.5.1.1 POR

The release level VPORR and the assert level VPORA are derived from the VDD Supply. They are also valid if the device is powered externally. After releasing the POR reset the oscillator and the clock quality check

are started. If after a time tCQOUT no valid oscillation is detected, the MCU will start using the internal self clock. The fastest startup time possible is given by nuposc.

A.5.1.2 SRAM Data Retention

Provided an appropriate external reset signal is applied to the MCU, preventing the CPU from executing code when VDD5 is out of specification limits, the SRAM contents integrity is guaranteed if after the reset the PORF bit in the CRG Flags Register has not been set.

A.5.1.3 External Reset

When external reset is asserted for a time greater than PWRSTL the CRG module generates an internal reset, and the CPU starts fetching the reset vector without doing a clock quality check, if there was an

oscillation before reset.

A.5.1.4 Stop Recovery

Out of STOP the controller can be woken up by an external interrupt. A clock quality check as after POR is performed before releasing the clocks to the system.

103

http://www.xinpian.net

提供单片机解密、IC解密、芯片解密业务 010-62245566 13810019655

Page 103
Image 103
Motorola MC9S12DG128B, MC9S12DT128B, MC9S12DB128B, MC9S12DJ128B manual Reset, Oscillator and PLL, Startup