Manuals / Motorola / Cell Phone / Cell Phone

Motorola MC9S12DG128B manual 1 MC9S12DT128B Block Diagram, 提供单片机解密、IC解密、芯片解密业务 010-62245566

Models: MC9S12DT128B

1 124

Download 124 pages 36.91 Kb

Page 19

Figure 1-1 MC9S12DT128B Block Diagram

MC9S12DT128B Device User Guide — V01.07

Figure 1-1 MC9S12DT128B Block Diagram

VDDR VSSR

VREGEN

VDD1,2

VSS1,2

128K Byte Flash EEPROM

8K Byte RAM

2K Byte EEPROM

Voltage Regulator

ATD0	VRH		ATD1	VRH
ATD0	VRL		ATD1	VRL
	VDDA			VDDA
	VSSA			VSSA
AN0		PAD00	AN0
AN1		PAD01	AN1
AN2	AD0	PAD02	AN2	AD1
AN3		PAD03	AN3
AN4		PAD04	AN4
AN5		PAD05	AN5
AN6		PAD06	AN6
AN7		PAD07	AN7

VRH

VRL

VDDA VSSA

PAD08

PAD09

PAD10

PAD11

PAD12

PAD13

PAD14 PAD15

	BKGD	Single-wire Background		CPU12
		Debug Module
	XFC		Clock and
	VDDPLL
		PLL	Reset
	VSSPLL			Periodic Interrupt
			Generation
	EXTAL			COP Watchdog
			Module
	XTAL			Clock Monitor

	PIX0
PPAGE	PIX1
PPAGE	PIX2	DDRK
	PIX2		PTK
	PIX3
	PIX4
	PIX5
	ECS

PK0	XADDR14
PK1	XADDR15
PK2	XADDR16
PK3	XADDR17
PK4	XADDR18
PK5	XADDR19
PK7	ECS

	RESET				Breakpoints
	PE0			XIRQ
	PE1			IRQ	System
	PE2			R/W	System
	PE2	PTE	DDRE	R/W	Integration
	PE3			LSTRB	Integration
	PE3			LSTRB	Module
	PE4			ECLK	Module
	PE4			ECLK	(SIM)
	PE5			MODA
	PE6			MODB

	IOC0			PT0
	IOC1			PT1
Enhanced Capture	IOC2	DDRT	PTT	PT2
Enhanced Capture	IOC3	DDRT	PTT	PT3
Timer	IOC4			PT4
	IOC5			PT5
	IOC6			PT6
	IOC7			PT7

PE7	NOACC/XCLKS
TEST

Multiplexed Address/Data Bus

DDRA	DDRB
PTA	PTB
PA7 PA6 PA5 PA4 PA3 PA2 PA1 PA0	PB7 PB6 PB5 PB4 PB3 PB2 PB1 PB0

SCI0

SCI1

MISO

MOSI

SPI0 SCK SS

BDLC RxB (J1850) TxB

RxCAN CAN0 TxCAN

RxCAN CAN1 TxCAN

	RXD			PS0
	TXD			PS1
	RXD	DDRS	PTS	PS2
	TXD			PS3
				PS4
				PS5
				PS5
				PS6
				PS7
	Routing			PM0
				PM1
		DDRM		PM2
	Port		PTM	PM2
				PM3

not available in the 80 Pin Package Option

ADDR15

ADDR14

ADDR13

ADDR12

ADDR11

ADDR10

ADDR9

ADDR8

ADDR7

ADDR6

ADDR5

ADDR4

ADDR3

ADDR2

ADDR1

ADDR0

BYTE-

RX_BF

to	PM4

Multiplexed	DATA15 DATA14 DATA13 DATA12 DATA11	DATA10 DATA9 DATA8	DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0
Wide Bus

Multiplexed
Narrow Bus
	DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0
Internal Logic 2.5V		I/O Driver 5V

FLIGHT TX_BF BF_PSYN

BF_PROK

BF_PERR BF_PSLM

CAN4 RxCANTxCAN

SDA

IIC

SCL

	Module			PM5
				PM6
				PM7

	KWJ0	DDRJ		PJ0
	KWJ1		PTJ	PJ1
	KWJ6			PJ6
	KWJ7			PJ7
	KWJ7			PJ7

Signals shown in Bold are

VDD1,2	VDDX
VSS1,2	VSSX
PLL 2.5V	A/D Converter 5V &
PLL 2.5V	Voltage Regulator Reference
VDDPLL	VDDA
VSSPLL	VSSA

Voltage Regulator 5V & I/O

VDDR

VSSR

PWM0

PWM1

PWM2

PWM3

PWM4

PWM5

PWM6

PWM7

MISO

MOSI

SCK

SPI1 SS

KWP0 KWP1 KWP2 KWP3 KWP4 KWP5 KWP6 KWP7

KWH0 KWH1 KWH2 KWH3 KWH4 KWH5 KWH6 KWH7

			PP0
			PP1
	DDRP	PTP	PP2
	DDRP	PTP	PP3
			PP3
			PP4
			PP5
			PP6
			PP7
			PH0
			PH1
	DDRH	PTH	PH2
	DDRH	PTH	PH3
			PH3
			PH4
			PH5
			PH6
			PH7

19

http://www.xinpian.net

提供单片机解密、IC解密、芯片解密业务 010-62245566 13810019655

Image 19

Motorola MC9S12DG128B, MC9S12DB128B, MC9S12DJ128B manual 1 MC9S12DT128B Block Diagram, 提供单片机解密、IC解密、芯片解密业务 010-62245566

Contents

提供单片机解密、IC解密、芯片解密业务 010-62245566 MC9S12DT128B Device User Guide V01.07 Covers alsoMC9S12DG128B, MC9S12DJ128B MC9S12DB128B Original Release Date 18 June Revised 16 Aug Motorola, IncRevision Revision HistoryDOCUMENT NUMBER 9S12DT128BDGV1/D VersionSection 2 Signal Description Table of ContentsSection 1 Introduction 2.3.21 PH6 / KWH6 - Port H I/O Pin 6 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .57 2.3.22 PH5 / KWH5 - Port H I/O Pin 5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .57 2.3.23 PH4 / KWH4 - Port H I/O Pin 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .57 2.3.24 PH3 / KWH3 / SS1 - Port H I/O Pin 3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .57 2.3.25 PH2 / KWH2 / SCK1 - Port H I/O Pin 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .57 2.3.26 PH1 / KWH1 / MOSI1 - Port H I/O Pin 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .57 2.3.27 PH0 / KWH0 / MISO1 - Port H I/O Pin 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .57 2.3.28 PJ7 / KWJ7 / TXCAN4 / SCL - PORT J I/O Pin 7 . . . . . . . . . . . . . . . . . . . . . . . . . .57 2.3.29 PJ6 / KWJ6 / RXCAN4 / SDA - PORT J I/O Pin 6 . . . . . . . . . . . . . . . . . . . . . . . . . .58 2.3.30 PJ10 / KWJ10 - Port J I/O Pins 10 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .58 2.3.31 PK7 / ECS / ROMCTL - Port K I/O Pin 7 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .58 2.3.32 PK50 / XADDR1914 - Port K I/O Pins 50 . . . . . . . . . . . . . . . . . . . . . . . . . . . .58 2.3.33 PM7 / BFPSLM / TXCAN4 - Port M I/O Pin 7 . . . . . . . . . . . . . . . . . . . . . . . . . . . .58 2.3.34 PM6 / BFPERR / RXCAN4 - Port M I/O Pin 6 . . . . . . . . . . . . . . . . . . . . . . . . . . . .58 2.3.35 PM5 / BFPROK / TXCAN0 / TXCAN4 / SCK0 - Port M I/O Pin 5 . . . . . . . . . . . . .58 2.3.36 PM4 / BFPSYN / RXCAN0 / RXCAN4/ MOSI0 - Port M I/O Pin 4. . . . . . . . . . . . .59 2.3.37 PM3 / TXBF / TXCAN1 / TXCAN0 / SS0 - Port M I/O Pin 3 . . . . . . . . . . . . . . . . .59 2.3.38 PM2 / RXBF / RXCAN1 / RXCAN0 / MISO0 - Port M I/O Pin 2. . . . . . . . . . . . . . .59 2.3.39 PM1 / TXCAN0 / TXB - Port M I/O Pin 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .59 2.3.40 PM0 / RXCAN0 / RXB - Port M I/O Pin 0. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .59 2.3.41 PP7 / KWP7 / PWM7 - Port P I/O Pin 7. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .59 2.3.42 PP6 / KWP6 / PWM6 - Port P I/O Pin 6. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .59 2.3.43 PP5 / KWP5 / PWM5 - Port P I/O Pin 5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .60 2.3.44 PP4 / KWP4 / PWM4 - Port P I/O Pin 4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .60 2.3.45 PP3 / KWP3 / PWM3 / SS1 - Port P I/O Pin 3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . .60 2.3.46 PP2 / KWP2 / PWM2 / SCK1 - Port P I/O Pin 2 . . . . . . . . . . . . . . . . . . . . . . . . . . .60 2.3.47 PP1 / KWP1 / PWM1 / MOSI1 - Port P I/O Pin 1. . . . . . . . . . . . . . . . . . . . . . . . . . .60 2.3.48 PP0 / KWP0 / PWM0 / MISO1 - Port P I/O Pin 0. . . . . . . . . . . . . . . . . . . . . . . . . . .60 2.3.49 PS7 / SS0 - Port S I/O Pin 7 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .60 2.3.50 PS6 / SCK0 - Port S I/O Pin 6 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .60 2.3.51 PS5 / MOSI0 - Port S I/O Pin 5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .61 2.3.52 PS4 / MISO0 - Port S I/O Pin 4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .61 2.3.53 PS3 / TXD1 - Port S I/O Pin 3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .61 2.3.54 PS2 / RXD1 - Port S I/O Pin 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .61 2.3.55 PS1 / TXD0 - Port S I/O Pin 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .61 2.3.56 PS0 / RXD0 - Port S I/O Pin 0 Section 6 HCS12 Core Block Description Section 5 Resets and InterruptsSection 3 System Clock Description Section 4 Modes of OperationA.1 General A.1.1 Parameter Classification A.1.2 Power Supply Section 7 Clock and Reset Generator CRG Block Description7.1 Device-specific information 7.1.1 XCLKS Appendix B Package Information 提供单片机解密、IC解密、芯片解密业务 010-62245566 MC9S12DT128B Device User GuideList of Figures 提供单片机解密、IC解密、芯片解密业务 010-62245566 MC9S12DT128B Device User GuideList of Tables $01C0 - $01FF Reserved Table 0-1 Derivative Differences1 PrefacePackage Options FU = 80QFP PV = 112LQFP Package Option Temperature Option Device Title Controller FamilyTemperature Options MC9S12 DJ128B C FUSection 1 Introduction 1.2 Features1.1 Overview Digital filtering Programmable rising or falling edge trigger Memory 1.3 Modes of Operation Figure 1-1 shows a block diagram of the MC9S12DT128B device 1.4 Block Diagram提供单片机解密、IC解密、芯片解密业务 010-62245566 提供单片机解密、IC解密、芯片解密业务 010-62245566 Figure 1-1 MC9S12DT128B Block DiagramTable 1-1 Device Memory Map 1.5 Device Memory Map提供单片机解密、IC解密、芯片解密业务 010-62245566 $0000 Table 1-1 Device Memory MapFigure 1-2 MC9S12DT128B Memory Map 提供单片机解密、IC解密、芯片解密业务 010-62245566$0010 - $0014 1.5.1 Detailed Register Map$0000 - $000F MEBI map 1 of 3 Core User GuideMMC map 2 of 4 Core User Guide $0015 - $0016INT map 1 of 2 Core User Guide $0017 - $0017$0030 - $0031 $0020 - $0027Reserved$0028 - $002F BKP Core User Guide$0040 - $007F CRG Clock and Reset GeneratorECT Enhanced Capture Timer 16 Bit 8 Channels $0034 - $003F提供单片机解密、IC解密、芯片解密业务 010-62245566 ECT Enhanced Capture Timer 16 Bit 8 Channels$0040 - $007F MC9S12DT128B Device User Guide提供单片机解密、IC解密、芯片解密业务 010-62245566 ECT Enhanced Capture Timer 16 Bit 8 Channels$0040 - $007F MC9S12DT128B Device User GuideATD0 Analog to Digital Converter 10 Bit 8 Channel ECT Enhanced Capture Timer 16 Bit 8 Channels$0040 - $007F $0080 - $009FPWM Pulse Width Modulator 8 Bit 8 Channel $0080 - $009FATD0 Analog to Digital Converter 10 Bit 8 Channel $00A0 - $00C7提供单片机解密、IC解密、芯片解密业务 010-62245566 $00A0 - $00C7PWM Pulse Width Modulator 8 Bit 8 Channel MC9S12DT128B Device User Guide$00D0 - $00D7 $00A0 - $00C7PWM Pulse Width Modulator 8 Bit 8 Channel SCI0 Asynchronous Serial InterfaceIIC Inter IC Bus SCI1 Asynchronous Serial InterfaceSPI0 Serial Peripheral Interface $00E0 - $00E7SPI1 Serial Peripheral Interface $00E8 - $00EFBDLC Byte Level Data Link Controller J1850 $00F0 - $00F7EEPROM Control Register eets2k $0100 - $010FFlash Control Register fts128k2 $0110 - $011BReserved for RAM Control Register $0110 - $011BEEPROM Control Register eets2k $011C - $011FCAN0 Motorola Scalable CAN - MSCAN $0120 - $013FATD1 Analog to Digital Converter 10 Bit 8 Channel $0140 - $017F提供单片机解密、IC解密、芯片解密业务 010-62245566 $0140 - $017FCAN0 Motorola Scalable CAN - MSCAN MC9S12DT128B Device User Guide提供单片机解密、IC解密、芯片解密业务 010-62245566 $0180 - $01BFCAN1 Motorola Scalable CAN - MSCAN MC9S12DT128B Device User Guide$0200 - $023FReserved $0180 - $01BFCAN1 Motorola Scalable CAN - MSCAN $01C0 - $01FFReserved提供单片机解密、IC解密、芯片解密业务 010-62245566 $0240 - $027FPIM Port Integration Module MC9S12DT128B Device User Guide提供单片机解密、IC解密、芯片解密业务 010-62245566 $0240 - $027FPIM Port Integration Module MC9S12DT128B Device User Guide提供单片机解密、IC解密、芯片解密业务 010-62245566 $0280 - $02BFCAN4 Motorola Scalable CAN - MSCAN MC9S12DT128B Device User GuideMC9S12DT128B Device User Guide $02C0 - $02FFReserved$0300 - $035F Byteﬂight提供单片机解密、IC解密、芯片解密业务 010-62245566 $0300 - $035FByteﬂight MC9S12DT128B Device User GuideTable 1-4 Memory size registers 1.6 Part ID Assignments$0360 - $03FFReserved Table 1-3 Assigned Part ID Numbers提供单片机解密、IC解密、芯片解密业务 010-62245566 MC9S12DT128B Device User Guide2.1 Device Pinout Section 2 Signal DescriptionPAD14/AN14 Figure 2-1 Pin assignments 112 LQFP for MC9S12DT128B,MC9S12DG128BMC9S12DJ128B, MC9S12DB128B 提供单片机解密、IC解密、芯片解密业务 010-62245566提供单片机解密、IC解密、芯片解密业务 010-62245566 MC9S12DT128B Device User GuideSignal Properties 2.2 Signal Properties Summary提供单片机解密、IC解密、芯片解密业务 010-62245566 Function MC9S12DT128B Device User GuidePin Name DescriptionFunction MC9S12DT128B Device User GuideDescription Function2.3.5 BKGD / TAGHI / MODC - Background Debug, Tag High, and Mode Pin 2.3 Detailed Signal Descriptions2.3.1 EXTAL, XTAL - Oscillator Pins 2.3.2 RESET - External Reset Pin2.3.11 PB70 / ADDR70 / DATA70 - Port B I/O Pins 2.3.7 PAD148 / AN160 - Port AD Input Pins2.3.9 PAD60 / AN060 - Port AD Input Pins 2.3.10 PA70 / ADDR158 / DATA158 - Port A I/O Pins提供单片机解密、IC解密、芯片解密业务 010-62245566 Figure 2-4 Colpitts Oscillator Connections PE7=1Figure 2-5 Pierce Oscillator Connections PE7=0 Figure 2-6 External Clock Connections PE7=02.3.16 PE3 / LSTRB / TAGLO - Port E I/O Pin 2.3.13 PE6 / MODB / IPIPE1 - Port E I/O Pin2.3.14 PE5 / MODA / IPIPE0 - Port E I/O Pin 2.3.15 PE4 / ECLK - Port E I/O Pin2.3.24 PH3 / KWH3 / SS1 - Port H I/O Pin 2.3.21 PH6 / KWH6 - Port H I/O Pin2.3.22 PH5 / KWH5 - Port H I/O Pin 2.3.23 PH4 / KWH4 - Port H I/O Pin2.3.31 PK7 / ECS / ROMCTL - Port K I/O Pin 2.3.30 PJ10 / KWJ10 - Port J I/O Pins2.3.32 PK50 / XADDR1914 - Port K I/O Pins 2.3.29 PJ6 / KWJ6 / RXCAN4 / SDA - PORT J I/O Pin2.3.39 PM1 / TXCAN0 / TXB - Port M I/O Pin 2.3.36 PM4 / BFPSYN / RXCAN0 / RXCAN4/ MOSI0 - Port M I/O Pin2.3.37 PM3 / TXBF / TXCAN1 / TXCAN0 / SS0 - Port M I/O Pin 2.3.38 PM2 / RXBF / RXCAN1 / RXCAN0 / MISO0 - Port M I/O Pin2.3.46 PP2 / KWP2 / PWM2 / SCK1 - Port P I/O Pin 2.3.43 PP5 / KWP5 / PWM5 - Port P I/O Pin2.3.44 PP4 / KWP4 / PWM4 - Port P I/O Pin 2.3.45 PP3 / KWP3 / PWM3 / SS1 - Port P I/O Pin2.3.52 PS4 / MISO0 - Port S I/O Pin 2.4 Power Supply Pins2.3.57 PT70 / IOC70 - Port T I/O Pins 2.3.51 PS5 / MOSI0 - Port S I/O PinNOTE No load allowed except for bypass capacitors 2.4.1 VDDX,VSSX - Power & Ground Pins for I/O Drivers2.4.3 VDD1, VDD2, VSS1, VSS2 - Core Power Pins NOTE All VSS pins must be connected together in the application2.4.7 VREGEN - On Chip Voltage Regulator Enable 2.4.4 VDDA, VSSA - Power Supply Pins for ATD and VREG2.4.5 VRH, VRL - ATD Reference Voltage Input Pins 2.4.6 VDDPLL, VSSPLL - Power Supply Pins for PLL提供单片机解密、IC解密、芯片解密业务 010-62245566 MC9S12DT128B Device User Guide3.1 Overview Section 3 System Clock DescriptionFigure 3-1 Clock Connections 提供单片机解密、IC解密、芯片解密业务 010-62245566 MC9S12DT128B Device User GuideTable 4-1 Mode Selection 4.2 Chip Configuration SummarySection 4 Modes of Operation 4.1 Overview4.3.2.1 Normal Single Chip Mode 4.3 Security4.3.1 Securing the Microcontroller 4.3.2 Operation of the Secured Microcontroller4.4.2 Pseudo Stop 4.4 Low Power Modes4.3.3 Unsecuring the Microcontroller 4.4.1 Stop提供单片机解密、IC解密、芯片解密业务 010-62245566 MC9S12DT128B Device User Guide5.2.1 Vector Table Section 5 Resets and Interrupts5.1 Overview 5.2 Vectors5.3.1 I/O pins 5.3 Effects of ResetThe RAM array is not automatically initialized out of reset 5.3.2 Memory提供单片机解密、IC解密、芯片解密业务 010-62245566 MC9S12DT128B Device User GuideSection 9 Analog to Digital Converter ATD Block Description Section 7 Clock and Reset Generator CRG Block DescriptionSection 8 Enhanced Capture Timer ECT Block Description Section 6 HCS12 Core Block DescriptionSection 14 Byteflight BF Block Description DescriptionSection 12 Serial Peripheral Interface SPI Block Description Section 13 J1850 BDLC Block DescriptionSection 21 Voltage Regulator VREG Block Description Section 18 RAM Block DescriptionSection 19 MSCAN Block Description Section 20 Port Integration Module PIM Block DescriptionTable 22-1 Suggested External Component Values Section 22 Printed Circuit Board Layout Proposal提供单片机解密、IC解密、芯片解密业务 010-62245566 Figure 22-1 Recommended PCB Layout for 112LQFP Colpitts Oscillator提供单片机解密、IC解密、芯片解密业务 010-62245566 Figure 22-2 Recommended PCB Layout for 80QFP Colpitts Oscillator提供单片机解密、IC解密、芯片解密业务 010-62245566 Figure 22-3 Recommended PCB Layout for 112LQFP Pierce OscillatorC1 VSS1 MC9S12DT128B Device User Guide Figure 22-4 Recommended PCB Layout for 80QFP Pierce Oscillator提供单片机解密、IC解密、芯片解密业务 010-62245566 A.1.1 Parameter Classification Appendix A Electrical CharacteristicsA.1.2 Power Supply A.1 GeneralVDD is used for VDD1, VDD2 and VDDPLL, VSS is used for VSS1, VSS2 and A.1.3 PinsA.1.4 Current Injection A.1.3.1 5V I/O pinsA.1.6 ESD Protection and Latch-up Immunity A.1.5 Absolute Maximum RatingsTable A-1 Absolute Maximum Ratings1 Table A-3 ESD and Latch-Up Protection Characteristics A.1.7 Operating ConditionsTable A-2 ESD and Latch-up Test Conditions Table A-4 Operating Conditions A.1.8 Power Dissipation and Thermal Characteristics提供单片机解密、IC解密、芯片解密业务 010-62245566 The total power dissipation can be calculated from Table A-5 Thermal Package Characteristics1 A.1.9 I/O Characteristics提供单片机解密、IC解密、芯片解密业务 010-62245566 提供单片机解密、IC解密、芯片解密业务 010-62245566 Table A-6 5V I/O Characteristics2. Refer to Section A.1.4 Current Injection, for more details A.1.10.1 Measurement Conditions A.1.10 Supply CurrentsA.1.10.2 Additional Remarks 提供单片机解密、IC解密、芯片解密业务 010-62245566 Table A-7 Supply Current CharacteristicsTable A-8 ATD Operating Characteristics A.2 ATD CharacteristicsA.2.1 ATD Operating Characteristics A.2.2 Factors influencing accuracy≥ 1024 * C Table A-9 ATD Electrical CharacteristicsA.2.2.2 Source capacitance A.2.2.3 Current injection1LSB A.2.3 ATD accuracy1LSB INLn = ∑ DNLi = Vn -V0 -nVin mV ResolutionFigure A-1 ATD Accuracy Definitions Vi-1 LSBA.3.1.2 Burst Programming A.3 NVM, Flash and EEPROMA.3.1 NVM timing A.3.1.1 Single Word ProgrammingA.3.1.3 Sector Erase t mass ≈tcheck ≈ location ⋅ tcyc + 10 ⋅ tcyc Table A-11 NVM Timing CharacteristicsTable A-12 NVM Reliability Characteristics A.3.2 NVM Reliability提供单片机解密、IC解密、芯片解密业务 010-62245566 MC9S12DT128B Device User GuideTable A-13 Voltage Regulator Recommended Load Capacitances A.4 Voltage Regulator提供单片机解密、IC解密、芯片解密业务 010-62245566 提供单片机解密、IC解密、芯片解密业务 010-62245566 MC9S12DT128B Device User GuideA.5.1.3 External Reset A.5 Reset, Oscillator and PLLA.5.1 Startup Table A-14 Startup CharacteristicsA.5.1.5 Pseudo Stop and Wait Recovery A.5.2 OscillatorTable A-15 Oscillator Characteristics KΦ = -ich ⋅ KV A.5.3 Phase Locked LoopXFC Pin K V = K 1 ⋅ eζ + 2 ⋅ ζ ⋅ f ref→ f C ζ =N ⋅ t nom J N = max ⎜N ⋅ t nom JN = j1 + jΔLock Table A-16 PLL Characteristics提供单片机解密、IC解密、芯片解密业务 010-62245566 ΔtrkTable A-17 MSCAN Wake-up Pulse Characteristics A.6 MSCAN提供单片机解密、IC解密、芯片解密业务 010-62245566 提供单片机解密、IC解密、芯片解密业务 010-62245566 MC9S12DT128B Device User Guide提供单片机解密、IC解密、芯片解密业务 010-62245566 A.7.1 Master ModeA.7 SPI Figure A-5 SPI Master Timing CPHA =2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB Table A-18 SPI Master Mode Timing Characteristics1Figure A-6 SPI Master Timing CPHA =1 提供单片机解密、IC解密、芯片解密业务 010-62245566提供单片机解密、IC解密、芯片解密业务 010-62245566 A.7.2 Slave ModeFigure A-7 SPI Slave Timing CPHA = Figure A-8 SPI Slave Timing CPHA =1Rating Table A-19 SPI Slave Mode Timing CharacteristicsSymbol MC9S12DT128B Device User GuideA.8.1 General Muxed Bus Timing A.8 External Bus TimingMC9S12DT128B Device User Guide Figure A-9 General External Bus Timing提供单片机解密、IC解密、芯片解密业务 010-62245566 提供单片机解密、IC解密、芯片解密业务 010-62245566 Table A-20 Expanded Bus Timing Characteristics提供单片机解密、IC解密、芯片解密业务 010-62245566 Table A-20 Expanded Bus Timing CharacteristicstNOH B.1 General Appendix B Package Information提供单片机解密、IC解密、芯片解密业务 010-62245566 Figure 22-5 112-pin LQFP mechanical dimensions case no B.2 112-pin LQFP package提供单片机解密、IC解密、芯片解密业务 010-62245566 Figure 1 80-pin QFP Mechanical Dimensions case no. 841B B.3 80-pin QFP package提供单片机解密、IC解密、芯片解密业务 010-62245566 提供单片机解密、IC解密、芯片解密业务 010-62245566 MC9S12DT128B Device User GuideMC9S12DT128B Device User Guide User Guide End Sheet提供单片机解密、IC解密、芯片解密业务 010-62245566 MC9S12DT128B Device User Guide FINAL PAGE OF 124 PAGES提供单片机解密、IC解密、芯片解密业务 010-62245566