MC9S12DT128B Device User Guide — V01.07

Section 3 System Clock Description

3.1 Overview

The Clock and Reset Generator provides the internal clock signals for the core and all peripheral modules. Figure 3-1shows the clock connections from the CRG to all modules.

Consult the CRG Block User Guide for details on clock generation.

EXTAL

CRG

XTAL

core clock

bus clock

oscillator clock

S12_CORE

Flash

RAM

EEPROM

ECT

ATD0, 1

PWM

SCI0, SCI1

SPI0, 1

CAN0, 1, 4

IIC

BDLC

PIM

BF

Figure 3-1 Clock Connections

65

http://www.xinpian.net

提供单片机解密、IC解密、芯片解密业务 010-62245566 13810019655

Page 65
Image 65
Motorola MC9S12DB128B, MC9S12DT128B, MC9S12DJ128B, MC9S12DG128B manual System Clock Description, Clock Connections