Manuals / Texas Instruments / Computer Equipment / Calculator

Texas Instruments MSP50C6xx Unsigned comparison of a and b. a is in A0, b is in A0~, Ult, Ugt

Models: MSP50C6xx

1 390

Download 390 pages 41.72 Kb

Page 321

Image 321

Implementation Details

-Unsigned comparison of a and b. (a is in A0, b is in A0~)

Assembly	Test	Condition

_ult	a < b	AULT
_ule	a <= b	!AUGT
_uge	a >= b	!AULT
_ugt	a > b	AUGT

The small number of comparisons was an invitation to use them as vector calls. We return a 1 or 0 in A0 as the result of the comparison, and also set flag 2 if the comparison is true. The flag is not currently used by the compiler.

It is important to note that functions return their results via A0, but there is no guarantee that the absolute value of the A0 pointer is not changed by the function. To compare integers a and b: after loading a in A0, and b in A0~, do a vector call to the appropriate comparison routine:

Assembly Vector

_eq0

_ne1

_lt2

_le3

_ge4

_gt5

_ult6

_ule7

_uge8

_ugt9

_lneg10

We return the result of the comparison in Flag 2 ( set for TRUE, reset for FALSE), and in A0 (1 for TRUE, 0 for FALSE). We have also implemented vector calls for string comparisons. There are a few C callable routines that make use of those calls. (test_string, or_string, and_string, xor_string, neg_string, not_string)

Code Development Tools

5-25

Page 321

Image 321

Texas Instruments MSP50C6xx manual Unsigned comparison of a and b. a is in A0, b is in A0~, Ult, Ugt, Assembly Vector

Contents

MSP50C6xx Mixed-Signal Processor User’s Guide Important Notice About This Manual How to Use This ManualNotational Conventions IiiHere is a sample program listing Csr -a /user/ti/simuboard/utilitiesNotational Conventions Trademarks Information About Cautions and WarningsThis book may contain cautions and warnings Information About Cautions and WarningsPage Contents Assembly Language Instructions ContentsPeripheral Functions Code Development Tools ContentsixCustomer Information ApplicationsPLL Performance -27 2-10 Instruction Execution and Timing ContentsxiTables Tables ContentsxiiiXiv Introduction to the MSP50C6xx Features of the MSP50C6xx Features of the MSP50C6xxConsumer Education ApplicationsIndustrial Aids for the HandicappedDevelopment Device MSP50P614 Development Device MSP50P614Functional Description for the MSP50C614 Functional Description for the MSP50C614Functional Description for the MSP50C614 Resistor Trim Oscillator Connections Crystal Reference Oscillator ConnectionsReset Circuit MSP50C601, MSP50C604, and MSP50C605 MSP50C601, MSP50C604, and MSP50C605Page MSP50C6xx Architecture Architecture Overview MSP50C6xx Architecture MSP50C6xx Core Processor Block DiagramComputational Unit Block Diagram Multiplier Computation UnitSigned and Unsigned Integer Representation Computation UnitComputation Unit Arithmetic Logic Unit Overview of the Multiplier Unit OperationAccumulator Block Overview of the Arithmetic Logic Unit AC Register # Points toPoints to Offset Data Memory Address Unit Data Memory Address UnitData Memory Address Unit RAM ConfigurationData Memory Addressing Modes Program Counter Unit Bit Logic UnitProgram Counter Unit Memory Organization RAM and ROM Memory MapMemory Organization RAM and ROM Peripheral Communications Ports C6xx Memory Map not drawn to scaleSummary of MSP50C614’s Peripheral Communications Ports Reset LOWSummary of C614’s Peripheral Communications Ports Interrupt VectorsInterrupt Name ROM address Event Source Interrupt Priority ROM Code Security Address 0x7FFE Block Protection WordWrite only True Protection Marker N TMProtection marker = the value programmed at TM5 … TM0 true≡ the binary complement of N TM = the value programmed at FM5 … FM0 falseInterrupt Logic Macro Call VectorsInterrupt Logic IFR Bit wide location 00 ← INT numberInterrupt Logic Interrupt Initialization Sequence Oscillator Options Clock ControlPLL Performance Clock ControlPLL Performance Clock frequency kHz = Pllm register value + 1 ⋅ 65.536 kHz Clock Speed Control RegisterClkSpdCtrl register RTO Oscillator Trim AdjustmentClkSpdCtrl Value Copied Shaded Rtrim Register Read Only Applies to MSP50C6xx Device OnlyTimer Registers Timer RegistersTimer Registers Reduced Power Modes Reduced Power ModesReduced Power Modes Reduced Power Modes Programmable Bits Needed to Control Reduced Power Modes Deeper sleep … relatively less power → Component DeterminedBy Controls Event Determined Deeper sleep …Global interrupt enable is SET Execution Timing Execution TimingPeripheral Functions General-Purpose I/O Ports I/OMSP50C614 MSP50C604 MSP50C605Control register address 0x04h† 0x14h 0x1Ch 0x24h Possible control values = High-Z InputPeripheral Functions Dedicated Input Port F Dedicated Output Port G Input Port FData register address Totem-Pole Output Port G Branch on D PortInternal and External Interrupts Interrupts Summary of the interrupts is given in TableInterrupt Vector Source Trigger Event Priority Comment Pulse-Density Modulation Rate Digital-to-Analog Converter DACDAC Control and Data Registers Digital-to-Analog Converter DACOverflow bits Least-significant data value Ignored bits PDM Clock Divider PDM Clock DividerDigital-to-Analog Converter DAC DAC Example 3-1 -kHz Sampling RateExample 3-2 -kHz Sampling Rate Comparator INT6 INT7 TIMER1 Enable Comparator Interrupt/General Control Register Interrupt/General Control RegisterIntGenCtrl register Address Bit wide location LowInterrupt/General Control Register Hardware Initialization States Hardware Initialization StatesHardware Initialization States Bit Bit Name Initialized Value Description Instruction Set Summary Assembly Language InstructionsSystem Registers IntroductionTop of Stack, TOS Assembly Language InstructionsSystem Registers PostdecrementProduct High Register PH Product Low Register PLAccumulators AC0-AC31 Indirect Register R0-R7 Accumulator Pointers AP0-AP3Bit Bits 16Status Register Stat String Register STRFunction Status Register Stat1 MSP50P614/MSP50C614 Instruction Syntax Instruction Syntax and Addressing ModesAddressing Modes Addressing Mode EncodingBit Opcode Next aRx Bit Description Addressing Mode Bits and adrs Field DescriptionAuto Increment and Auto Decrement Modes MSP50P614/MSP50C614 Addressing Modes SummaryFlag Repeat Flag addressing mode encoding, flagadrsFlagadrs Clocks Words Addressing Operation, † SyntaxSyntax Immediate AddressingExample ADD AP0, 0x1AMOV *0x012F * 2, *A0 Direct AddressingMulr *0x02A1 Memory OperandIndirect Addressing Syntax Indirect AddressingSyntaxOperation Rx x = 0 Address Memory Operand ++  --  ++R5MOV A2, *R0 Relative Addressing*R4++ Movb *R7++, A3A0, *R3+R5 Rx x = 0 Address Index Register R5 OperandR6 page register Address Bit positive offset Operand Rx x = 0 Address Memory Operand MOV A3, *R6+0x10TF1, *0x20 Flag AddressingOr TF2, *R6+0x02 XOR TF1, *R6+0x208 Tag/Flag Bits TF1,*ram1 TF1 bit in Stat is set!? Possible sources of confusion Consider the following codeSymbol Explanation 10. Symbols and ExplanationInstruction Classification Instruction Classification11. Instruction Classification 11. Symbols and ExplanationNext a Accumulator control bits as described in Table Class Sub- DescriptionClass Sub Description Class 1 Instructions Memory and Accumulator Reference 12. Classes and Opcode Definition14. Class 1a Instruction Description 13. Class 1 Instruction EncodingC1a ~A~ C1bC1b Mnemonic Description 15. Class 1b Instruction DescriptionClass 2 Instructions Accumulator and Constant Reference 16. Class 2 Instruction Encoding 17. Class 2a Instruction DescriptionC2a Mnemonic Description Class 3 Instruction Accumulator Reference 18. Class 2b Instruction DescriptionC2b Mnemonic Description ADD An ~, An ~, imm16 , next a20. Class 3 Instruction Description 19. Class 3 Instruction EncodingMnemonic Description Subs An~, An~, An Modified ADD An~, An~, An , next aSUB a n~, a n~, PH , next a Zero or be set equal to the sign bit Xsgm dependentALU status is modified. String bit causes subtract with Carry status CFMOV SV, An~ , next a PH msbs extended by XM mode bit. Transfer the lowerIs modified From the offset accumulator A~=1 or accumulator21. Class 4a Instruction Encoding Class 4 Instructions Address Register and Memory Reference23. Class 4b Instruction Description 22. Class 4a Instruction Description24. Class 4c Instruction Description 25. Class 4d Instruction Description26. Class 5 Instruction Encoding Class 5 Instructions Memory Reference27. Class 5 Instruction Description Adrs. Transfer status is modifiedMOV adrs, TOS Dressing mode adrs. Transfer status is modifiedStag adrs Tag bit28. Class 6a Instruction Encoding Class 6 Instructions Port and Memory Reference29. Class 6a Instruction Description C6a Mnemonic Description30. Class 6b Instruction Description Class 7 Instructions Program ControlC6b Mnemonic Description Vector8 31. Class 7 Instruction Encoding and DescriptionJcc Ccc32. Class 8a Instruction Encoding Class 8 Instructions Logic and Bit34. Class 8b Instruction Description 33. Class 8a Instruction DescriptionClass 9 Instructions Miscellaneous C8a Mnemonic Description36. Class 9a Instruction Description 35. Class 9a Instruction Encoding37. Class 9b Instruction Description C9a Mnemonic Description38. Class 9c Instruction Description Bit, Byte, Word and String Addressing39. Class 9d Instruction Description C9c Mnemonic Description0000h 0001h 0002h 0040h 0041h Nnnn 17th Bit Global Flags RelativeWord 0000h MS Byte LS Byte40. Data Memory Address and Data Relationship Mode Address Used Data Order Rx Post modify †Movb A0, *0x0003 MOV A0, *0x0004Which uses the absolute word memory address Rflag MSP50P614/MSP50C614 Computational Modes MSP50P614/MSP50C614 Computational Modes41. MSP50P614/MSP50C614 Computational Modes Computational Setting Resetting Function Mode InstructionSXM Example 4.6.1 Sovm Example 4.6.2 SovmExample 4.6.1 SXM Hardware Loop Instructions Hardware Loop Instructions42. Hardware Loops in MSP50P614/MSP50C614 Syntax Operation LimitationsCompletion of the BEGLOOP/ENDLOOP block 43. Initial Processor State for String Instructions String InstructionsData memory *address = data Program memory *address = dataMulapl A0, A0~ 44. Lookup Instructions Lookup InstructionsLookup Instructions Instructions Description Data TransferMOV An, adrs SUB An MOV An, *An Special Filter Instructions Input/Output InstructionsInput/Output Instructions Xk-2 Xk+2 Xk-1 xk+1 32 orSpecial Filter Instructions Special Filter Instructions STR,0 0x0104 0x0100 0x01020x0106 Go back N words to wrap aroundAfter FIR/COR execution Important Note About Setting the Stat Register Firkcoeffs Coeffarray Samplebuf address Coeffarray address FIRK/CORK only Program memory FIRK/CORKFIR/COR only = 0..N CoeffarraySamplebuf Coeffarray is stored Conditionals ConditionalsOperands Symbol MeaningOffset16 ≤ Port4 ≤ Port6 ≤Clk AdrsnDma n FlgOffset n Pma nPort n 46. Addressing Mode Bits and adrs Field Description 45. Auto Increment and Decrement47. Flag Addressing Syntax and BIts Individual Instruction Descriptions Individual Instruction DescriptionsExecution 14.1 ADD Add wordSee Also DescriptionAddb PC PC + Flags AffectedOpcode Clock , clk Words , w Adds Add StringAdds A1, A1~, A1 14.4 Bitwise ANDS, ANDB, OR, ORB, ORS, XOR, XORB, Xors A3, *R4TF2, *0x0020 Src byte PC PC + Andb Bitwise and ByteOF, SF, ZF, CF are set accordingly Clock , clk Word , wAnds Bitwise and String Ands A0, A0~, A0Ands A0, A0~, *R2 Save next instruction address PC + Begloop Begin LoopFlags Affected None Opcode Order to loop N timesCall Unconditional Subroutine Call RET 14.9 Ccc TOSNOP True condition Not true condition 48. Names for ccSyntax Alternate Syntax Description 0x2010 CALL, VCALL, RET, IretCTF1 CrnbeStat flags set by src src1 operation 14.10 CMP Compare Two WordsPC = PC + w CMPB, CMPS, Jcc, CccCMP R0, R5 CMP R2, 0xfe20Cmpb R3 Cmpb Compare Two BytesPC PC + w Flags Affected Cmps Compare Two StringsCmps A1~ Cmps A2, A2~14.13 COR Correlation Filter Function With RPT instruction. See .11 for more detail on the setupAn, *Rx 3nR+2 Rxeven = Rxeven + R5Sample data. During Cork execution, interrupt is queued Cork Correlation Filter Function3n R+2 Xeven = R xeven + R5Decrement R4 by n 1 or PC first address after Begloop else Endloop End LoopArgument, it assumes n =1 BEGLOOP, Inte~ , next a Extsgn Sign Extend WordCopy accumulator sign flag SF to all 16 bits of a n ~ Dest , modAn~ Extsgns Sign Extend String100 14.18 FIR FIR Filter Function Coefficients in RAM Assembly Language Instructions 101An, *Rx 2nR+2 Rxeven++102 Firk Assembly Language Instructions 103104 Idle Halt Processor14.21 Input From Port Into Word INS, OUT, OutsA2~, 0x3d IN, OUT, Outs 14.22 INS Input From Port Into StringAssembly Language Instructions 107 Intd Interrupt DisableSTAT.IM IM is Stat bit PC PC + Flags Affected None OpcodeInte Interrupt EnableINTD, Iret Clock, clk Word, w With RPT, clk ClassIret Return From Interrupt Assembly Language Instructions 109RCF and RZF affected by post-modification of R Conditional JumpsCc names Assembly Language Instructions 111If test condition is false, a NOP is executed JNZ See Also JMP, CALL, C cc ExampleJE 0x2010, R3++R5 Jtag 0x2010, R2++Post-modify R x if specified 14.27 JMP Unconditional JumpSee Also Cc, CALL, C cc Example Instruction Operation14.28 MOV Move Data Word From Source to Destination Clock , clk Word , w With RPT , clk Class XSF, XZF are set accordinglyTF n, cc , R STR, imm8MOV adrs, DP Assembly Language Instructions 117With some operand types Example 4.14.28.10 MOV MR, A3, --A MOVU, MOVT, MOVB, MOVBS, MovsExample 4.14.28.11 MOV A1~, *A1 Example 4.14.28.12 MOV *0x0200 * 2, R0Example 4.14.28.15 MOV *0x0200 * 2, R0 Example 4.14.28.13 MOV R1, 0x0200Transfer R5 to R0 Example Example 4.14.28.18 MOV *R6 + 8 * 2, DPMovaph Move With Adding PH Execution An + PHMOVAPHS, MOVTPH, MOVTPHS, MOVSPH, Movsphs Execution + PH Movaphs Move With Adding PHBackground. See .8 for more details MOVAPH, MOVTPH, MOVTPHS, MOVSPH, MovsphsCopy value of unsigned src byte to dest byte Movb Move Byte From Source to DestinationMovb A0, *R2 Copy data memory byte pointed by R2 to accumulator A0Movb *R2, A0 Movb A0, 0xf2Movb R2 TAG bit is set to bit 17th value Movbs Move Byte String from Source to DestinationMovbs A2, *0x0200 Movbs *0x0200, A2An ~ , adrs Movs Move String from Source to DestinationAdrs , An ~ Adrs , *AnMovs A2~ MOVU, MOV, MOVT, MOVB, MovbsMovs A1, A1~ Movs A1~, A1Movsph MOVSPHS, MOVAPH, MOVAPHS, MOVTPH, Movtphs128 Assembly Language Instructions 129 An second word PH MR contents of adrsMovsphs Move String With Subtract From PH DetailsPC PC + w Flags Affected None Opcode MovtAvailable MOVU, MOV, MOVT, MOVB, MOVBS, MovsTAG bit is set accordingly UM is set to Movu Move Data UnsignedMOV, MOVB, MOVT, MOVBS, Movs Copy the value pointed by R3 to MRMR/SV An S APn Xxxxxx Xxxx00 Flag Bit132 MR * src PC PC + w Flags Affected 14.38 MUL Multiply RoundedAccumulator pointer if specified MULR, MULAPL, MULSPL, MULSPLS, MULTPL, MULTPLS, MulaplMR * src PC PC + Flags Affected Mulr Multiply Rounded With No Data TransferMULS, MUL, MULAPL, MULSPL, MULSPLS, MULTPL, Multpls MulaplAssembly Language Instructions 135 Length nS+2, where nS is the value in STR registerMuls Multiply String With No Data Transfer PH,PL MR * src stringPH ,PL MR * src Mulapl Multiply and Accumulate ResultBackground. See .8 for more detail MULAPLS, MULSPL, MULSPLS, MULTPL, MultplsMulapls Multiply String and Accumulate Result MR * srcMULAPL, MULSPL, MULSPLS, MULTPL, Multpls Occuring in the background. See .8 for more details Mulspl Multiply and Subtract PL From AccumulatorMULSPLS, MULTPL, MULTPLS, MULAPL, Mulapls Syntax Description Mulspl adrsFrom dest string Mulspls Multiply String and Subtract PL From AccumulatorMULSPL, MULTPL, MULTPLS, MULAPL, Mulapls Syntax Description Mulspls adrs~ , a n ~ , next a Multpl Multiply and Transfer PL to AccumulatorValue of src. The 16 MSBs Multiply MR by data memory word, move PL to a nExecution PH, PL MR * src PC PC + Flags Affected MultplsMULTPL, MULAPL, MULAPLS, MULSPL, Mulspls Example 4.14.46.2 Multpls A2, A2~Accumulator Negac Two’s Complement Negation of AccumulatorNEGACS, SUB, SUBB, SUBS, ADD, ADDB, ADDS, NOTAC, Notacs Example 4.14.47.1 Negac A3~, A3, --ANegacs Two’s Complement Negation of Accumulator String Assembly Language Instructions 143Dest accumulator string NEGAC, SUB, SUBB, SUBS, ADD, ADDB, ADDS, NOTAC, Notacs14.49 NOP No Operation Execution PC PC +RPT NOTACS, AND, ANDB, ANDS, OR, ORB, ORS, XOR, XORB, Xors Notac One’s Complement Negation of AccumulatorNEGAC, Negacs Example 4.14.50.1 Notac A3~, A3, --AAccumulator string Notacs One’s Complement Negation of Accumulator StringNegacs A3~14.52 or Bitwise Logical or TFn bits in Stat register are set accordinglyAccumulator pointers are allowed with some operand types Or A0, *R0++R5 ORB, ORS, AND, ANDS, XOR, XORS, NOTAC, NotacsOr TF1, *R6+0x22 148Or src 14.53 ORB Bitwise or ByteAccumulator is affected OR, ORS, AND, ANDS, XOR, XORS, NOTAC, NotacsPC + w Flags Affected 14.54 ORS Bitwise or StringOR, ORB, AND, ANDS, XOR, XORS, NOTAC, Notacs ORS A0, A0~, A014.55 OUT Address is multipled by 4 to get the actual port addressOUTS, IN, INS Port6 specified in the instruction Outs Output String to PortOUT, IN, INS Port6 , An ~PC TOS 14.57 RET Return From Subroutine CALL, CccR7 R7 Flags Affected CALL, i.e., RET followed by a RET should not be allowedRflag Reset Memory Flag Sflag , Stag , RtagExample 4.14.58.2 Rflag *R6 + Resets the fractional mode. Clears FM bit of Stat Reset Fractional Mode Syntax14.59 RFM STAT.FMSaturation output normal mode Rovm Reset Overflow ModeResets the overflow mode to zero Stat .OMIf RPT adrs8 Load src to repeat counter 14.61 RPT Repeat Next InstructionLoad imm8 to repeat counter After execution completesStag , Rflag , Sflag Rtag Reset TagRtag *R6+0x0002 Rtag *R6+0x0003Assembly Language Instructions 159 14.63 RXM Reset Extended Sign ModeSTAT.XM SXMSflag Set Memory Flag Address flagadrs only accesses the 17 th bitRflag , Stag , Rtag 160Mode for signed fractional arithmetic 14.65 SFM Set Fractional ModeAssembly Language Instructions 161 Set fractional mode. Set FM bit of Stat toPH , PL 14.66 SHL Shift LeftAccumulator. Use Shlac for this purpose ShlsIts offset. LSB of result is set to zero Shlac Shift Left AccumulatorShift accumulator A1 by one bit to the left Example 4.14.67.2 Shlac A1~, A1, --AShlacs Shift Left Accumulator String Individually Accumulators in the string164 Example 4.14.69.1 Shlapl A0, *R4++R5 Shlapl Shift Left with AccumulateShlapl A2, *R1++ Example 4.14.69.3 Shlapl A1, A1, ++AShlapls Shift Left String With Accumulate Shift data memory string left, add PL to a nShift a n ~ string left, addb PL to a n ~ Shls Shift Left Accumulator String to Product Assembly Language Instructions 167Execution PH, PL An~Example 4.14.72.1 Shlspl A0, *R4++R5 Shlspl Shift Left With Subtract PLShlspl A2, *R1++ Example 4.14.72.3 Shlspl A1, A1, ++AShlspls Shift Left String With Subtract PL Assembly Language Instructions 169NS+3 NR+3 Shift RAM string left, subtract PL from AnExample 4.14.74.1 Shltpl A0, *R4++R5 Shltpl Shift Left and Transfer PL to AccumulatorShltpl A2, *R1++ Example 4.14.74.3 Shltpl A1, A1, ++AReceives the same data as PH Shltpls Shift Left String and Transfer PL to AccumulatorSHLTPL, SHLAPL, SHLAPLS, SHLSPL, Shlspls Shift the accumulator string A1 by nSV bits to the leftRegister Shrac Shift Accumulator RightShift right one bit the accumulator A1 Example 4.14.76.2 Shrac A1~, A1, ++AShracs Shift Accumulator String Right Assembly Language Instructions 173SHRAC, SHL, SHLS, SHLAPL, SHLAPLS, SHLSPL, SHLSPLS, Shltpl ShltplsOutput DSP mode Set Overflow Mode SyntaxSovm STAT.OMStag RTAG, RFLAG, SflagStag *0x401 Dest, src , src1 , next a 14.80 SUB SubtractAn ~ , An , adrs , next a An ~ , An ~ , imm16 , next aSUB A1, A1~, A1 Example 4.14.80.2 SUB A0, A0, 2, ++ASUB A3~, A3, *R4 SUB R3, R5Subtract 0x45 from accumulator A2 byte Subb Subtract ByteSubtract 0xF2 from register R3 byte Syntax Description Subb a n, imm8Assembly Language Instructions 179 Subs Subtract Accumulataor StringNR+2 Subs A2, A2~, A2 Subs A2, A2, A2~Subs A3~, A3~, PH 180Sets extended sign mode status register Stat bit 0 to 14.83 SXM Set Extended Sign ModeAssembly Language Instructions 181 RXMPush PC + 0x7F00 Vcall Vectored CallR7 R7 + Flags Affected See Also RET, IRET, CALL, C cc ExampleXOR src For two operands 14.85 XOR Logical XORXOR src For three operands TAG bit is set accordingly Src is flagadrsXORB, XORS, AND, ANDS, OR, ORS, ORB, NOTAC, Notacs Example 4.14.85.1 XOR A1, A1, 0x13FFExample 4.14.85.2 XOR A0, A0, 2, ++A Assembly Language Instructions 185 Xorb Logical XOR ByteXOR, XORS, AND, ANDS, OR, ORS, ORB, NOTAC, Notacs Dest string Xors Logical XOR StringXOR, XORB, AND, ANDS, OR, ORS, ORB, NOTAC, Notacs Xors A2, A2~, A2PC PC + Flags Affected ZF = 14.88 ZAC Zero AccumulatorZacs ZAC A1~, ++AZacs Zero Accumulator String Reset the content of offset accumulator string A1~ to zeroZero the specified accumulator string ZACAssembly Language Instructions 189 Instruction Set EncodingInstruction Set Encoding 190 Assembly Language Instructions 191 192 Assembly Language Instructions 193 194 Assembly Language Instructions 195 196 Description True condition Not true condition Assembly Language Instructions 197Instruction Set Summary An~, An~ , next a Pma16 , Rmod Assembly Language Instructions 199An~, pma16 An, An~~, adrs , next a Adrs, a n~ , next aAn ~, imm16 , next a MR , imm16 , next aAdrs, TOS Assembly Language Instructions 201STR, adrs Flagadrs† , TFn~, a n~ , next a ~ , next a~ , a n~ Adrs An ~, An ~, imm16 , next a ~, a n~, a n , next aTFn, flagadrs NR+3 TFn, cc , Rx An~, An~ , next a NR+3 Assembly Language Instructions 203An~, An~, pma16 An~, An~, An~, a n, a n~ , next a ~, a n~~, a n, a n~ ~, a n~, PHConditional on RZF=0 and RCF=1 Not condition RZF≠ 0 or RCF≠ Conditional on RCF=1 Not condition RCF=0Conditional on RZF=1 Not condition RZF=0 Conditional on ZF=0 and SF=1 Not condition ZF≠ Or SF≠Instruction Set Summay 206Assembly Language InstructionsMC = Pllm value+1 ⋅ 131.07 kHz 208Assembly Language Instructions Language Instructions 209Summay Instruction Set Summay 210Assembly Language Instructions Code Development Tools Introduction Code Development Tools Pin IDC Connector top view looking at the boardCategories of MSP50Cxx Development Tools MSP50C6xx Development Tools GuidelinesSDK50P614 kit of 15 MSP50P614s MSP50C6xx Development Tools GuidelinesSPEECH-EVM†PC50C604† Tools DefinitionsMSP50C6xx Development Tools Guidelines Software Tools-Definitions MSP50C6xx Code Development Tools DocumentationSystem Requirements Hardware Tools Setup Green Target board power Red MSPSCANPORTI/F power YellowAssembler Directives AssemblerExamples Assembler#ELSE see #IF and #IFDEF An assembly language program#ELSE #IF expression Do something hereDo other things here #ENDIF#IFNDEF symbol Example #IFDEF symbolAssembler Compiler ForewordCompiler Variable Types External ReferencesType Name Mnemonic Range Size in Bytes Example Directives Defines a replacement string for a given stringWithout Arguments With ArgumentsSee #if directive Include Files#define STRLENGTHi Major Differences between C and C Initializations Function Prototypes and DeclarationsRAM Usage Initialization values are stored in program memoryString Functions String FunctionsOperator can take the following values predefined constants An example of the use of xferconst is Constant FunctionsComparisons Implementation DetailsThis section is C- specific Signed comparison of a and b. a is in A0, b is in A0~Unsigned comparison of a and b. a is in A0, b is in A0~ Assembly VectorUlt UgtFunction Calls DivisionStack frame has the following structure Low Address High AddressCmmfunc bidonint i1,char *i2 is valid, but Programming ExampleOn Call On RET#include cmmmacr.h Reserved Programming Example, C -- With Assembly RoutinesImplementation Details R7Param Addb R7,2 To C function return in roncoreturn OldR5 Return Addr Param R7,R5 Stack data Param R7,R5 Stack data Before call Parameter Return Addr Param Stack data Efficiency To ASM function returnEfficiency Efficiency Example 5-1. First Project Real Time Clock ExampleJrtc.rpj Hmodules MAINRAM.IRX Allocated by changingEfficiency CMM1.ASM Allocated as follows Sixth file, cmm1ram.asm, allocates memory for cmm1.asmMAIN.CMM Example 5-2. Second Project C-- With Speech Util.obj Celp Celp.irxDspvar.irx dsputil.asm getbits.asm speak.asm speak.irx Isr Tim2isr.asm dacisr.asm J tim1isr.asmMelp Tens.qfmAmpm.qfm DspRamendcustomer Ramstartcustomer Assembly routines that will be called are declared external New C-- callable functions were declared globalClock will need to say Cmmfunc speakHours Example 5-3. Third Project C-- with an LCD Melp.irx Melp.obj Lcd Lcd.asm Lcd.irxCelp Ampm.qfm Days.qfm Ones.qfm Teens.qfm External lcdsetio external lcdinit Case Efficiency Beware of Stack Corruption Beware of Stack CorruptionReported Bugs With Code Development Tool Reported Bugs With Code Development ToolApplications Application Circuits Application CircuitsMSP50P614 only 100 kΩ ∝ F 22 pF3300 pF Applications6-3Initializing the MSP50C6xx Initializing the MSP50C6xxApplications6-5 File init.asmJNZ Itsacpart Itsappart Applications6-7 TI-TALKS Example Code Getting StartedTI-TALKS Example Code Creating a New Project RAM OverlayRAM Overlay Applications6-9Adding Customer Variables RAM OverlayCommon Problems Page Customer Information Mechanical Information Die Bond-Out CoordinatesPackage Information Customer Information Signal and Pad Descriptions for the MSP50C614Signal and Pad Descriptions for the MSP50C605 Signal and Pad Descriptions for the MSP50C601 Signal and Pad Descriptions for the MSP50C604 Pin QFP Mechanical Information 13 NOM Extra pin 3 4 5 6 7 8 9 10 11 12 13 Bottom View 13 12 11 10 9 8 7 6 5 4 3 2Bottom view Bottom View of 120-Pin PGA Package of the MSP50P614Customer Information Fields in the ROM Customer Information Fields in the ROM0x0006 Device number 0x0614 Speech Development Cycle Speech SpecificationDevice Production Sequence Software Design Hardware DesignDevice Production Sequence New Product Release Forms Nprf Ordering Information6xx Code Letter PJM Loopin 100-Pin QFPNew Product Release Forms Nprf Approval of Prototypes and Authorization to Start Production NEW Product Release Form for MSP50C604 Option Selection New Product Release Forms Nprf NEW Product Release Form for MSP50C605 Option Selection New Product Release Forms Nprf NEW Product Release Form for MSP50C601 Option Selection New Product Release Forms Nprf Topic Additional InformationAdditional Information Additional Information