XOR Logical XOR | Texas Instruments MSP50C6xx guide

Individual Instruction Descriptions

4.14.85 XOR			Logical XOR
Syntax

	[label]	name	dest, src, src1 [, mod]	Clock, clk	Word, w		With RPT, clk	Class

		XOR	An, {adrs}	Table 4–46			Table 4–46	1a

		XOR	An[~], An[~], imm16 [, next A]	2		2	N/R	2b

		XOR	An[~], An~, An [, next A]	1		1	nR+3	3
		XOR	TFn, {flagadrs}	1		1	N/R	8a

		XOR	TFn, {cc} [, Rx]	1		1	nR+3	8b

Execution	[premodify AP if mod specified]
	dest	⇐	dest			XOR src						(for two operands)
	dest	⇐	src1			XOR src						(for three operands)
	PC ⇐ PC + w
Flags Affected	dest is An:									OF, SF, ZF, CF are set accordingly
	dest is TFn:									TFn bits in STAT register are set accordingly
	src is {adrs}:									TAG bit is set accordingly
	src is {flagadrs}:									TAG bit is set accordingly
Opcode

Instructions			16		15	14	13		12		11		10	9		8	7		6	5	4		3		2		1	0

XOR An, {adrs}			0		1	0	0			1	0		0		An						adrs

			x				dma16 (for direct) or offset16 (long relative) [see section 4.13]

XOR An[~], An[~], imm16 [, next A]			1		1	1	0			0	next A				An		1		1	0	0		0		1		A~	~A

XOR An[~], An~, An [, next A]			1		1	1	0			0	next A				An		0		1	0	0		0		0		A~	~A

XOR TFn, {flagadrs}			1		0	0	1			1	fig		Not	1		1	0					flagadrs

XOR TFn, {cc} [, Rx]			1		0	0	1			0	fig		Not				cc						Rx				1	1
Description	Bitwise logical XOR of src and dest. Result is stored in dest. If three operands
	are specified, then logical XOR src and src1, store the result in dest. Pre-
	modification of accumulator pointers is allowed with some operand types.

Syntax					Description

XOR An, {adrs}					XOR RAM word to An

XOR An[~], An[~], imm16 [, next A]					XOR immediate word to An[~], store result in An[~]

XOR An[~], An~, An [, next A]					XOR An word to An~ word, store result in An[~]

XOR TFn, {flagadrs}					XOR TFn (either TF1 or TF2) with memory tag, store result in TFn bit in
					STAT

XOR TFn, {cc} [, Rx]					XOR test condition with TFn (either TF1 or TF2) bit in STAT register. Rx
					must be provided if cc is one of {RZP, RNZP, RLZP, RNLZP} to check if
					the selected Rx is zero or negative. Rx should not be provided for other
					conditionals.

Assembly Language Instructions

4-183

Image 269

Texas Instruments MSP50C6xx manual XOR Logical XOR, XOR src For two operands, XOR src For three operands

Contents

MSP50C6xx Mixed-Signal Processor User’s Guide Important Notice About This Manual How to Use This ManualNotational Conventions Iii Notational Conventions Here is a sample program listingCsr -a /user/ti/simuboard/utilities Trademarks Information About Cautions and WarningsThis book may contain cautions and warnings Information About Cautions and WarningsPage Contents Peripheral Functions Assembly Language InstructionsContents Code Development Tools Contentsix Customer Information Applications PLL Performance -27 2-10 Instruction Execution and Timing Contentsxi Tables Tables Contentsxiii Xiv Introduction to the MSP50C6xx Features of the MSP50C6xx Features of the MSP50C6xx Consumer Education ApplicationsIndustrial Aids for the Handicapped Development Device MSP50P614 Development Device MSP50P614 Functional Description for the MSP50C614 Functional Description for the MSP50C614 Functional Description for the MSP50C614 Resistor Trim Oscillator Connections Crystal Reference Oscillator Connections Reset Circuit MSP50C601, MSP50C604, and MSP50C605 MSP50C601, MSP50C604, and MSP50C605Page MSP50C6xx Architecture Architecture Overview MSP50C6xx Architecture MSP50C6xx Core Processor Block Diagram Computational Unit Block Diagram Multiplier Computation UnitSigned and Unsigned Integer Representation Computation Unit Computation Unit Arithmetic Logic Unit Overview of the Multiplier Unit Operation Accumulator Block Overview of the Arithmetic Logic Unit Points to Offset AC Register #Points to Data Memory Address Unit Data Memory Address Unit Data Memory Address Unit RAM Configuration Data Memory Addressing Modes Program Counter Unit Program Counter UnitBit Logic Unit Memory Organization RAM and ROM Memory Organization RAM and ROMMemory Map Peripheral Communications Ports C6xx Memory Map not drawn to scale Summary of MSP50C614’s Peripheral Communications Ports Reset LOW Interrupt Name ROM address Event Source Interrupt Priority Summary of C614’s Peripheral Communications PortsInterrupt Vectors ROM Code Security Address 0x7FFE Block Protection WordWrite only True Protection Marker N TM Protection marker = the value programmed at TM5 … TM0 true≡ the binary complement of N TM = the value programmed at FM5 … FM0 false Interrupt Logic Interrupt LogicMacro Call Vectors IFR Bit wide location 00 ← INT number Interrupt Logic Interrupt Initialization Sequence Oscillator Options Clock ControlPLL Performance Clock Control PLL Performance Clock frequency kHz = Pllm register value + 1 ⋅ 65.536 kHz Clock Speed Control Register ClkSpdCtrl register RTO Oscillator Trim Adjustment ClkSpdCtrl Value Copied Shaded Rtrim Register Read Only Applies to MSP50C6xx Device Only Timer Registers Timer Registers Timer Registers Reduced Power Modes Reduced Power Modes Reduced Power Modes Reduced Power Modes Programmable Bits Needed to Control Reduced Power Modes By Controls Deeper sleep … relatively less power →Component Determined Event Determined Deeper sleep … Global interrupt enable is SET Execution Timing Execution Timing Peripheral Functions General-Purpose I/O Ports I/OMSP50C614 MSP50C604 MSP50C605 Peripheral Functions Control register address 0x04h†0x14h 0x1Ch 0x24h Possible control values = High-Z Input Dedicated Input Port F Data register address Dedicated Output Port GInput Port F Totem-Pole Output Port G Branch on D Port Internal and External Interrupts Interrupt Vector Source Trigger Event Priority Comment InterruptsSummary of the interrupts is given in Table Pulse-Density Modulation Rate Digital-to-Analog Converter DACDAC Control and Data Registers Digital-to-Analog Converter DAC Overflow bits Least-significant data value Ignored bits PDM Clock Divider PDM Clock Divider Digital-to-Analog Converter DAC DAC Example 3-1 -kHz Sampling Rate Example 3-2 -kHz Sampling Rate Comparator INT6 INT7 TIMER1 Enable Comparator Interrupt/General Control Register Interrupt/General Control RegisterIntGenCtrl register Address Bit wide location Low Interrupt/General Control Register Hardware Initialization States Hardware Initialization States Hardware Initialization States Bit Bit Name Initialized Value Description Instruction Set Summary Assembly Language Instructions System Registers Introduction Top of Stack, TOS Assembly Language InstructionsSystem Registers Postdecrement Accumulators AC0-AC31 Product High Register PHProduct Low Register PL Indirect Register R0-R7 Accumulator Pointers AP0-AP3Bit Bits 16 Status Register Stat String Register STR Function Status Register Stat 1 MSP50P614/MSP50C614 Instruction Syntax Instruction Syntax and Addressing Modes Addressing Modes Addressing Mode EncodingBit Opcode Next a Rx Bit Description Addressing Mode Bits and adrs Field Description Auto Increment and Auto Decrement Modes MSP50P614/MSP50C614 Addressing Modes Summary Flag Repeat Flag addressing mode encoding, flagadrsFlagadrs Clocks Words Addressing Operation, † Syntax Syntax Immediate AddressingExample ADD AP0, 0x1A MOV *0x012F * 2, *A0 Direct AddressingMulr *0x02A1 Memory Operand Indirect Addressing Syntax Indirect AddressingSyntaxOperation Rx x = 0 Address Memory Operand ++  --  ++R5 MOV A2, *R0 Relative Addressing*R4++ Movb *R7++, A3 R6 page register Address Bit positive offset Operand A0, *R3+R5Rx x = 0 Address Index Register R5 Operand Rx x = 0 Address Memory Operand MOV A3, *R6+0x10 TF1, *0x20 Flag AddressingOr TF2, *R6+0x02 XOR TF1, *R6+0x20 8 Tag/Flag Bits TF1,*ram1 TF1 bit in Stat is set!? Possible sources of confusion Consider the following code Symbol Explanation 10. Symbols and ExplanationInstruction Classification Instruction Classification 11. Instruction Classification 11. Symbols and ExplanationNext a Accumulator control bits as described in Table Class Sub- Description Class Sub Description Class 1 Instructions Memory and Accumulator Reference 12. Classes and Opcode Definition 14. Class 1a Instruction Description 13. Class 1 Instruction EncodingC1a ~A~ C1b C1b Mnemonic Description 15. Class 1b Instruction Description Class 2 Instructions Accumulator and Constant Reference C2a Mnemonic Description 16. Class 2 Instruction Encoding17. Class 2a Instruction Description Class 3 Instruction Accumulator Reference 18. Class 2b Instruction DescriptionC2b Mnemonic Description ADD An ~, An ~, imm16 , next a 20. Class 3 Instruction Description 19. Class 3 Instruction EncodingMnemonic Description Subs An~, An~, An Modified ADD An~, An~, An , next a SUB a n~, a n~, PH , next a Zero or be set equal to the sign bit Xsgm dependentALU status is modified. String bit causes subtract with Carry status CF MOV SV, An~ , next a PH msbs extended by XM mode bit. Transfer the lowerIs modified From the offset accumulator A~=1 or accumulator 21. Class 4a Instruction Encoding Class 4 Instructions Address Register and Memory Reference 23. Class 4b Instruction Description 22. Class 4a Instruction Description24. Class 4c Instruction Description 25. Class 4d Instruction Description 26. Class 5 Instruction Encoding Class 5 Instructions Memory Reference27. Class 5 Instruction Description Adrs. Transfer status is modified MOV adrs, TOS Dressing mode adrs. Transfer status is modifiedStag adrs Tag bit 28. Class 6a Instruction Encoding Class 6 Instructions Port and Memory Reference29. Class 6a Instruction Description C6a Mnemonic Description C6b Mnemonic Description 30. Class 6b Instruction DescriptionClass 7 Instructions Program Control Vector8 31. Class 7 Instruction Encoding and DescriptionJcc Ccc 32. Class 8a Instruction Encoding Class 8 Instructions Logic and Bit 34. Class 8b Instruction Description 33. Class 8a Instruction DescriptionClass 9 Instructions Miscellaneous C8a Mnemonic Description 36. Class 9a Instruction Description 35. Class 9a Instruction Encoding37. Class 9b Instruction Description C9a Mnemonic Description 38. Class 9c Instruction Description Bit, Byte, Word and String Addressing39. Class 9d Instruction Description C9c Mnemonic Description 0000h 0001h 0002h 0040h 0041h Nnnn 17th Bit Global Flags RelativeWord 0000h MS Byte LS Byte 40. Data Memory Address and Data Relationship Mode Address Used Data Order Rx Post modify †Movb A0, *0x0003 MOV A0, *0x0004 Which uses the absolute word memory address Rflag MSP50P614/MSP50C614 Computational Modes MSP50P614/MSP50C614 Computational Modes 41. MSP50P614/MSP50C614 Computational Modes Computational Setting Resetting Function Mode Instruction SXM Example 4.6.1 SXM Example 4.6.1 SovmExample 4.6.2 Sovm Hardware Loop Instructions Hardware Loop Instructions Completion of the BEGLOOP/ENDLOOP block 42. Hardware Loops in MSP50P614/MSP50C614Syntax Operation Limitations 43. Initial Processor State for String Instructions String InstructionsData memory *address = data Program memory *address = data Mulapl A0, A0~ 44. Lookup Instructions Lookup InstructionsLookup Instructions Instructions Description Data Transfer MOV An, adrs SUB An MOV An, *An Special Filter Instructions Input/Output InstructionsInput/Output Instructions Xk-2 Xk+2 Xk-1 xk+1 32 or Special Filter Instructions Special Filter Instructions STR,0 0x0104 0x0100 0x01020x0106 Go back N words to wrap around After FIR/COR execution Important Note About Setting the Stat Register Firkcoeffs Coeffarray Samplebuf address Coeffarray address FIRK/CORK only Program memory FIRK/CORKFIR/COR only = 0..N Coeffarray Samplebuf Coeffarray is stored Conditionals Conditionals Operands Symbol MeaningOffset16 ≤ Port4 ≤ Port6 ≤ Clk AdrsnDma n Flg Port n Offset nPma n 47. Flag Addressing Syntax and BIts 46. Addressing Mode Bits and adrs Field Description45. Auto Increment and Decrement Individual Instruction Descriptions Individual Instruction Descriptions Execution 14.1 ADD Add word See Also Description Opcode AddbPC PC + Flags Affected Clock , clk Words , w Adds Add String Adds A1, A1~, A1 14.4 Bitwise TF2, *0x0020 ANDS, ANDB, OR, ORB, ORS, XOR, XORB, XorsA3, *R4 Src byte PC PC + Andb Bitwise and ByteOF, SF, ZF, CF are set accordingly Clock , clk Word , w Ands A0, A0~, *R2 Ands Bitwise and StringAnds A0, A0~, A0 Save next instruction address PC + Begloop Begin LoopFlags Affected None Opcode Order to loop N times Call Unconditional Subroutine Call RET NOP 14.9 CccTOS True condition Not true condition 48. Names for cc Syntax Alternate Syntax Description 0x2010 CALL, VCALL, RET, IretCTF1 Crnbe Stat flags set by src src1 operation 14.10 CMP Compare Two WordsPC = PC + w CMPB, CMPS, Jcc, Ccc CMP R0, R5 CMP R2, 0xfe20 Cmpb R3 Cmpb Compare Two Bytes PC PC + w Flags Affected Cmps Compare Two StringsCmps A1~ Cmps A2, A2~ 14.13 COR Correlation Filter Function With RPT instruction. See .11 for more detail on the setupAn, *Rx 3nR+2 Rxeven = Rxeven + R5 Sample data. During Cork execution, interrupt is queued Cork Correlation Filter Function3n R+2 Xeven = R xeven + R5 Decrement R4 by n 1 or PC first address after Begloop else Endloop End LoopArgument, it assumes n =1 BEGLOOP, Inte ~ , next a Extsgn Sign Extend WordCopy accumulator sign flag SF to all 16 bits of a n ~ Dest , mod An~ Extsgns Sign Extend String 100 14.18 FIR FIR Filter Function Coefficients in RAM Assembly Language Instructions 101An, *Rx 2nR+2 Rxeven++ 102 Firk Assembly Language Instructions 103 104 Idle Halt Processor A2~, 0x3d 14.21 Input From Port Into WordINS, OUT, Outs IN, OUT, Outs 14.22 INS Input From Port Into String Assembly Language Instructions 107 Intd Interrupt DisableSTAT.IM IM is Stat bit PC PC + Flags Affected None Opcode Inte Interrupt EnableINTD, Iret Clock, clk Word, w With RPT, clk Class Iret Return From Interrupt Assembly Language Instructions 109 RCF and RZF affected by post-modification of R Conditional Jumps Cc names Assembly Language Instructions 111 If test condition is false, a NOP is executed JNZ See Also JMP, CALL, C cc ExampleJE 0x2010, R3++R5 Jtag 0x2010, R2++ Post-modify R x if specified 14.27 JMP Unconditional JumpSee Also Cc, CALL, C cc Example Instruction Operation 14.28 MOV Move Data Word From Source to Destination Clock , clk Word , w With RPT , clk Class XSF, XZF are set accordinglyTF n, cc , R STR, imm8 MOV adrs, DP Assembly Language Instructions 117 With some operand types Example 4.14.28.10 MOV MR, A3, --A MOVU, MOVT, MOVB, MOVBS, MovsExample 4.14.28.11 MOV A1~, *A1 Example 4.14.28.12 MOV *0x0200 * 2, R0 Example 4.14.28.15 MOV *0x0200 * 2, R0 Example 4.14.28.13 MOV R1, 0x0200Transfer R5 to R0 Example Example 4.14.28.18 MOV *R6 + 8 * 2, DP MOVAPHS, MOVTPH, MOVTPHS, MOVSPH, Movsphs Movaph Move With Adding PHExecution An + PH Execution + PH Movaphs Move With Adding PHBackground. See .8 for more details MOVAPH, MOVTPH, MOVTPHS, MOVSPH, Movsphs Copy value of unsigned src byte to dest byte Movb Move Byte From Source to DestinationMovb A0, *R2 Copy data memory byte pointed by R2 to accumulator A0 Movb R2 Movb *R2, A0Movb A0, 0xf2 TAG bit is set to bit 17th value Movbs Move Byte String from Source to DestinationMovbs A2, *0x0200 Movbs *0x0200, A2 An ~ , adrs Movs Move String from Source to DestinationAdrs , An ~ Adrs , *An Movs A2~ MOVU, MOV, MOVT, MOVB, MovbsMovs A1, A1~ Movs A1~, A1 128 MovsphMOVSPHS, MOVAPH, MOVAPHS, MOVTPH, Movtphs Assembly Language Instructions 129 An second word PH MR contents of adrsMovsphs Move String With Subtract From PH Details PC PC + w Flags Affected None Opcode MovtAvailable MOVU, MOV, MOVT, MOVB, MOVBS, Movs TAG bit is set accordingly UM is set to Movu Move Data UnsignedMOV, MOVB, MOVT, MOVBS, Movs Copy the value pointed by R3 to MR 132 MR/SV An S APnXxxxxx Xxxx00 Flag Bit MR * src PC PC + w Flags Affected 14.38 MUL Multiply RoundedAccumulator pointer if specified MULR, MULAPL, MULSPL, MULSPLS, MULTPL, MULTPLS, Mulapl MR * src PC PC + Flags Affected Mulr Multiply Rounded With No Data TransferMULS, MUL, MULAPL, MULSPL, MULSPLS, MULTPL, Multpls Mulapl Assembly Language Instructions 135 Length nS+2, where nS is the value in STR registerMuls Multiply String With No Data Transfer PH,PL MR * src string PH ,PL MR * src Mulapl Multiply and Accumulate ResultBackground. See .8 for more detail MULAPLS, MULSPL, MULSPLS, MULTPL, Multpls MULAPL, MULSPL, MULSPLS, MULTPL, Multpls Mulapls Multiply String and Accumulate ResultMR * src Occuring in the background. See .8 for more details Mulspl Multiply and Subtract PL From AccumulatorMULSPLS, MULTPL, MULTPLS, MULAPL, Mulapls Syntax Description Mulspl adrs From dest string Mulspls Multiply String and Subtract PL From AccumulatorMULSPL, MULTPL, MULTPLS, MULAPL, Mulapls Syntax Description Mulspls adrs ~ , a n ~ , next a Multpl Multiply and Transfer PL to AccumulatorValue of src. The 16 MSBs Multiply MR by data memory word, move PL to a n Execution PH, PL MR * src PC PC + Flags Affected MultplsMULTPL, MULAPL, MULAPLS, MULSPL, Mulspls Example 4.14.46.2 Multpls A2, A2~ Accumulator Negac Two’s Complement Negation of AccumulatorNEGACS, SUB, SUBB, SUBS, ADD, ADDB, ADDS, NOTAC, Notacs Example 4.14.47.1 Negac A3~, A3, --A Negacs Two’s Complement Negation of Accumulator String Assembly Language Instructions 143Dest accumulator string NEGAC, SUB, SUBB, SUBS, ADD, ADDB, ADDS, NOTAC, Notacs RPT 14.49 NOP No OperationExecution PC PC + NOTACS, AND, ANDB, ANDS, OR, ORB, ORS, XOR, XORB, Xors Notac One’s Complement Negation of AccumulatorNEGAC, Negacs Example 4.14.50.1 Notac A3~, A3, --A Accumulator string Notacs One’s Complement Negation of Accumulator StringNegacs A3~ Accumulator pointers are allowed with some operand types 14.52 or Bitwise Logical orTFn bits in Stat register are set accordingly Or A0, *R0++R5 ORB, ORS, AND, ANDS, XOR, XORS, NOTAC, NotacsOr TF1, *R6+0x22 148 Or src 14.53 ORB Bitwise or ByteAccumulator is affected OR, ORS, AND, ANDS, XOR, XORS, NOTAC, Notacs PC + w Flags Affected 14.54 ORS Bitwise or StringOR, ORB, AND, ANDS, XOR, XORS, NOTAC, Notacs ORS A0, A0~, A0 OUTS, IN, INS 14.55 OUTAddress is multipled by 4 to get the actual port address Port6 specified in the instruction Outs Output String to PortOUT, IN, INS Port6 , An ~ PC TOS 14.57 RET Return From Subroutine CALL, CccR7 R7 Flags Affected CALL, i.e., RET followed by a RET should not be allowed Example 4.14.58.2 Rflag *R6 + Rflag Reset Memory FlagSflag , Stag , Rtag Resets the fractional mode. Clears FM bit of Stat Reset Fractional Mode Syntax14.59 RFM STAT.FM Saturation output normal mode Rovm Reset Overflow ModeResets the overflow mode to zero Stat .OM If RPT adrs8 Load src to repeat counter 14.61 RPT Repeat Next InstructionLoad imm8 to repeat counter After execution completes Stag , Rflag , Sflag Rtag Reset TagRtag *R6+0x0002 Rtag *R6+0x0003 Assembly Language Instructions 159 14.63 RXM Reset Extended Sign ModeSTAT.XM SXM Sflag Set Memory Flag Address flagadrs only accesses the 17 th bitRflag , Stag , Rtag 160 Mode for signed fractional arithmetic 14.65 SFM Set Fractional ModeAssembly Language Instructions 161 Set fractional mode. Set FM bit of Stat to PH , PL 14.66 SHL Shift LeftAccumulator. Use Shlac for this purpose Shls Its offset. LSB of result is set to zero Shlac Shift Left AccumulatorShift accumulator A1 by one bit to the left Example 4.14.67.2 Shlac A1~, A1, --A 164 Shlacs Shift Left Accumulator String IndividuallyAccumulators in the string Example 4.14.69.1 Shlapl A0, *R4++R5 Shlapl Shift Left with AccumulateShlapl A2, *R1++ Example 4.14.69.3 Shlapl A1, A1, ++A Shift a n ~ string left, addb PL to a n ~ Shlapls Shift Left String With AccumulateShift data memory string left, add PL to a n Shls Shift Left Accumulator String to Product Assembly Language Instructions 167Execution PH, PL An~ Example 4.14.72.1 Shlspl A0, *R4++R5 Shlspl Shift Left With Subtract PLShlspl A2, *R1++ Example 4.14.72.3 Shlspl A1, A1, ++A Shlspls Shift Left String With Subtract PL Assembly Language Instructions 169NS+3 NR+3 Shift RAM string left, subtract PL from An Example 4.14.74.1 Shltpl A0, *R4++R5 Shltpl Shift Left and Transfer PL to AccumulatorShltpl A2, *R1++ Example 4.14.74.3 Shltpl A1, A1, ++A Receives the same data as PH Shltpls Shift Left String and Transfer PL to AccumulatorSHLTPL, SHLAPL, SHLAPLS, SHLSPL, Shlspls Shift the accumulator string A1 by nSV bits to the left Register Shrac Shift Accumulator RightShift right one bit the accumulator A1 Example 4.14.76.2 Shrac A1~, A1, ++A Shracs Shift Accumulator String Right Assembly Language Instructions 173SHRAC, SHL, SHLS, SHLAPL, SHLAPLS, SHLSPL, SHLSPLS, Shltpl Shltpls Output DSP mode Set Overflow Mode SyntaxSovm STAT.OM Stag *0x401 StagRTAG, RFLAG, Sflag Dest, src , src1 , next a 14.80 SUB SubtractAn ~ , An , adrs , next a An ~ , An ~ , imm16 , next a SUB A1, A1~, A1 Example 4.14.80.2 SUB A0, A0, 2, ++ASUB A3~, A3, *R4 SUB R3, R5 Subtract 0x45 from accumulator A2 byte Subb Subtract ByteSubtract 0xF2 from register R3 byte Syntax Description Subb a n, imm8 NR+2 Assembly Language Instructions 179Subs Subtract Accumulataor String Subs A2, A2~, A2 Subs A2, A2, A2~Subs A3~, A3~, PH 180 Sets extended sign mode status register Stat bit 0 to 14.83 SXM Set Extended Sign ModeAssembly Language Instructions 181 RXM Push PC + 0x7F00 Vcall Vectored CallR7 R7 + Flags Affected See Also RET, IRET, CALL, C cc Example XOR src For two operands 14.85 XOR Logical XORXOR src For three operands TAG bit is set accordingly Src is flagadrs Example 4.14.85.2 XOR A0, A0, 2, ++A XORB, XORS, AND, ANDS, OR, ORS, ORB, NOTAC, NotacsExample 4.14.85.1 XOR A1, A1, 0x13FF XOR, XORS, AND, ANDS, OR, ORS, ORB, NOTAC, Notacs Assembly Language Instructions 185Xorb Logical XOR Byte Dest string Xors Logical XOR StringXOR, XORB, AND, ANDS, OR, ORS, ORB, NOTAC, Notacs Xors A2, A2~, A2 PC PC + Flags Affected ZF = 14.88 ZAC Zero AccumulatorZacs ZAC A1~, ++A Zacs Zero Accumulator String Reset the content of offset accumulator string A1~ to zeroZero the specified accumulator string ZAC Instruction Set Encoding Assembly Language Instructions 189Instruction Set Encoding 190 Assembly Language Instructions 191 192 Assembly Language Instructions 193 194 Assembly Language Instructions 195 196 Description True condition Not true condition Assembly Language Instructions 197 Instruction Set Summary An~, An~ , next a Pma16 , Rmod Assembly Language Instructions 199An~, pma16 An, An~ ~, adrs , next a Adrs, a n~ , next aAn ~, imm16 , next a MR , imm16 , next a Adrs, TOS Assembly Language Instructions 201STR, adrs Flagadrs† , TFn ~, a n~ , next a ~ , next a~ , a n~ Adrs An ~, An ~, imm16 , next a ~, a n~, a n , next a TFn, flagadrs NR+3 TFn, cc , Rx An~, An~ , next a NR+3 Assembly Language Instructions 203An~, An~, pma16 An~, An~, An ~, a n, a n~ , next a ~, a n~~, a n, a n~ ~, a n~, PH Conditional on RZF=0 and RCF=1 Not condition RZF≠ 0 or RCF≠ Conditional on RCF=1 Not condition RCF=0Conditional on RZF=1 Not condition RZF=0 Conditional on ZF=0 and SF=1 Not condition ZF≠ Or SF≠ Instruction Set Summay 206Assembly Language Instructions MC = Pllm value+1 ⋅ 131.07 kHz 208Assembly Language Instructions Summay Language Instructions209 Instruction Set Summay 210Assembly Language Instructions Code Development Tools Introduction Code Development Tools Pin IDC Connector top view looking at the board Categories of MSP50Cxx Development Tools MSP50C6xx Development Tools GuidelinesSDK50P614 kit of 15 MSP50P614s MSP50C6xx Development Tools Guidelines SPEECH-EVM†PC50C604† Tools Definitions MSP50C6xx Development Tools Guidelines Software Tools-Definitions System Requirements MSP50C6xx Code Development ToolsDocumentation Hardware Tools Setup Green Target board power Red MSPSCANPORTI/F power Yellow Assembler Directives AssemblerExamples Assembler #ELSE see #IF and #IFDEF An assembly language program #ELSE #IF expression Do something hereDo other things here #ENDIF #IFNDEF symbol Example #IFDEF symbol Assembler Compiler CompilerForeword Type Name Mnemonic Range Size in Bytes Example Variable TypesExternal References Directives Defines a replacement string for a given stringWithout Arguments With Arguments See #if directive Include Files #define STRLENGTHi Major Differences between C and C Initializations Function Prototypes and DeclarationsRAM Usage Initialization values are stored in program memory Operator can take the following values predefined constants String FunctionsString Functions An example of the use of xferconst is Constant Functions Comparisons Implementation DetailsThis section is C- specific Signed comparison of a and b. a is in A0, b is in A0~ Unsigned comparison of a and b. a is in A0, b is in A0~ Assembly VectorUlt Ugt Function Calls DivisionStack frame has the following structure Low Address High Address Cmmfunc bidonint i1,char *i2 is valid, but Programming ExampleOn Call On RET #include cmmmacr.h Reserved Programming Example, C -- With Assembly Routines Implementation Details R7Param Addb R7,2 To C function return in roncoreturn OldR5 Return Addr Param R7,R5 Stack data Param R7,R5 Stack data Before call Parameter Return Addr Param Stack data Efficiency EfficiencyTo ASM function return Efficiency Example 5-1. First Project Real Time Clock Example Jrtc.rpj Hmodules MAINRAM.IRX Allocated by changing Efficiency CMM1.ASM Allocated as follows Sixth file, cmm1ram.asm, allocates memory for cmm1.asm MAIN.CMM Example 5-2. Second Project C-- With Speech Util.obj Celp Celp.irxDspvar.irx dsputil.asm getbits.asm speak.asm speak.irx Isr Tim2isr.asm dacisr.asm J tim1isr.asm Melp Tens.qfmAmpm.qfm Dsp Ramendcustomer Ramstartcustomer Clock will need to say Assembly routines that will be called are declared externalNew C-- callable functions were declared global Cmmfunc speakHours Example 5-3. Third Project C-- with an LCD Celp Ampm.qfm Days.qfm Ones.qfm Teens.qfm Melp.irx Melp.objLcd Lcd.asm Lcd.irx External lcdsetio external lcdinit Case Efficiency Beware of Stack Corruption Beware of Stack Corruption Reported Bugs With Code Development Tool Reported Bugs With Code Development Tool Applications Application Circuits Application Circuits MSP50P614 only 100 kΩ ∝ F 22 pF3300 pF Applications6-3 Initializing the MSP50C6xx Initializing the MSP50C6xx Applications6-5 File init.asm JNZ Itsacpart Itsappart Applications6-7 TI-TALKS Example Code TI-TALKS Example CodeGetting Started Creating a New Project RAM OverlayRAM Overlay Applications6-9 Adding Customer Variables RAM Overlay Common Problems Page Customer Information Package Information Mechanical InformationDie Bond-Out Coordinates Customer Information Signal and Pad Descriptions for the MSP50C614 Signal and Pad Descriptions for the MSP50C605 Signal and Pad Descriptions for the MSP50C601 Signal and Pad Descriptions for the MSP50C604 Pin QFP Mechanical Information 13 NOM Extra pin 3 4 5 6 7 8 9 10 11 12 13 Bottom View 13 12 11 10 9 8 7 6 5 4 3 2 Bottom view Bottom View of 120-Pin PGA Package of the MSP50P614 0x0006 Device number 0x0614 Customer Information Fields in the ROMCustomer Information Fields in the ROM Speech Development Cycle Speech SpecificationDevice Production Sequence Software Design Hardware Design Device Production Sequence New Product Release Forms Nprf Ordering Information6xx Code Letter PJM Loopin 100-Pin QFP New Product Release Forms Nprf Approval of Prototypes and Authorization to Start Production NEW Product Release Form for MSP50C604 Option Selection New Product Release Forms Nprf NEW Product Release Form for MSP50C605 Option Selection New Product Release Forms Nprf NEW Product Release Form for MSP50C601 Option Selection New Product Release Forms Nprf Topic Additional Information Additional Information Additional Information