www.ti.com

Registers

4.9MMC Number of Blocks Register (MMCNBLK)

The MMC number of blocks register (MMCNBLK) specifies the number of blocks for a multiple-block transfer.

The MMC number of blocks register (MMCNBLK) is shown in Figure 26 and described in Table 14.

 

Figure 26. MMC Number of Blocks Register (MMCNBLK)

31

16

 

Reserved

 

R-0

15

0

NBLK

R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n= value after reset

Table 14. MMC Number of Blocks Register (MMCNBLK) Field Descriptions

Bit

Field

Value

Description

31-16

Reserved

0

Reserved

15-0

NBLK

0-FFFFh

Number of blocks. This field is used to set the total number of blocks to be transferred.

 

 

0

Infinite number of blocks. The MMC controller reads/writes blocks of data until a

 

 

 

STOP_TRANSMISSION command is written to the MMC command register (MMCCMD).

 

 

1h–FFFFh

n blocks. The MMC controller reads/writes only n blocks of data, even if the

 

 

 

STOP_TRANSMISSION command has not been written to the MMC command register

 

 

 

(MMCCMD).

4.10 MMC Number of Blocks Counter Register (MMCNBLC)

The MMC number of blocks counter register (MMCNBLC) is a down-counter for tracking the number of blocks remaining to be transferred during a multiple-block transfer.

The MMC number of blocks counter register (MMCNBLC) is shown in Figure 27 and described in Table 15.

 

Figure 27. MMC Number of Blocks Counter Register (MMCNBLC)

31

16

 

Reserved

 

R-0

15

0

 

NBLC

R-FFFFh

LEGEND: R/W = Read/Write; R = Read only; -n= value after reset

Table 15. MMC Number of Blocks Counter Register (MMCNBLC) Field Descriptions

Bit

Field

Value

Description

31-16

Reserved

0

Reserved

15-0

NBLC

0–FFFFh

Read this field to determine the number of blocks remaining to be transferred.

50

Multimedia Card (MMC)/Secure Digital (SD) Card Controller

SPRUE30B –September 2006

 

 

Submit Documentation Feedback

Page 50
Image 50
Texas Instruments TMS320DM644x MMC Number of Blocks Register Mmcnblk, MMC Number of Blocks Counter Register Mmcnblc, Nblk