TNETX3270

ThunderSWITCH24/3 ETHERNETSWITCH

WITH 24 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS

SPWS043B ± NOVEMBER 1997 ± REVISED APRIL 1999

 

 

 

Terminal Functions (Continued)

10-/100-Mbit/s MAC interface (ports 24±26) (continued)²

TERMINAL

 

I/O

INTERNAL

DESCRIPTION

NAME

NO.

RESISTOR

 

 

 

 

 

 

 

M24RXD3

49

 

 

 

M24RXD2

48

 

 

 

M24RXD1

47

 

 

 

M24RXD0

46

 

 

 

M25RXD3

73

 

 

Receive data (nibble receive data from the attached PHY or PMI device). Data on these

M25RXD2

71

 

 

I

Pullup

signals is synchronous to MxxRCLK. MxxRXD0 is the least significant bit and MxxRXD3

M25RXD1

70

 

 

is the most significant bit.

M25RXD0

69

 

 

 

 

 

M26RXD3

98

 

 

 

M26RXD2

97

 

 

 

M26RXD1

96

 

 

 

M26RXD0

95

 

 

 

 

 

 

 

 

M24RXDV

50

 

 

Receive data valid. When high, MxxRXDV indicates valid data is present on the

M25RXDV

75

I

Pulldown

MxxRXD3±MxxRXD0 lines.

M26RXDV

99

 

 

 

 

 

 

 

 

 

 

M24RXER

51

 

 

 

M25RXER

76

I

Pulldown

Receive error. MxxRXER indicates a coding error on received data.

M26RXER

101

 

 

 

 

 

 

 

 

M24TCLK

33

 

 

 

M25TCLK

56

I

Pullup

Transmit clock. Transmit clock source from the attached PHY or PMI device.

M26TCLK

82

 

 

 

 

 

 

 

 

M24TXD3

38

 

 

 

M24TXD2

37

 

 

 

M24TXD1

36

 

 

 

M24TXD0

35

 

 

 

M25TXD3

61

 

 

Transmit data (nibble transmit data). When MxxTXEN is asserted, these signals carry

M25TXD2

60

 

 

O

None

transmit data. Data on these signals is synchronous to MxxTCLK. MxxTXD0 is the least

M25TXD1

59

 

 

significant bit and MxxTXD3 is the most significant bit.

M25TXD0

57

 

 

 

 

 

M26TXD3

86

 

 

 

M26TXD2

85

 

 

 

M26TXD1

84

 

 

 

M26TXD0

83

 

 

 

 

 

 

 

 

M24TXEN

39

 

 

 

M25TXEN

62

O

None

Transmit enable. MxxTXEN indicates valid transmit data on MxxTXD3±MxxTXD0.

M26TXEN

87

 

 

 

 

 

 

 

 

M24TXER

41

 

 

Transmit error. MxxTXER allows coding errors to be propagated across the MII. MxxTXER

 

 

is taken high when an under-run in the transmit FIFO for port xx occurs and causes fill data

M25TXER

63

O

None

to be transmitted (MxxTXER is low otherwise). MxxTXER is asserted at the end of an

M26TXER

89

 

 

 

 

under-running frame, enabling the device to force a coding error.

 

 

 

 

 

 

 

 

 

²xx = ports 24, 25, and 26

8

POST OFFICE BOX 655303 DALLAS, TEXAS 75265

Page 8
Image 8
Texas Instruments TNETX3270 specifications Terminal Functions, 10-/100-Mbit/s MAC interface ports 24±26 ²