R

Chapter 3: Family Specific Considerations

Table 3-1:Device and Interface Selection

 

 

Wrapper File

 

Supported Device

Bus Type

Simulation

Constraints File

 

 

Model

 

 

 

 

 

2VP7-FF672-6C/I

66 MHz PCI-X

pcix_lc_64x

2vp7ff672_64x.ucf

 

3.3V 64-bit

pcix_core

 

 

 

 

 

2VP7-FF672-6C/I

100 MHz PCI-X

pcix_lc_64xf

2vp7ff672_64xf.ucf

 

3.3V 64-bit

pcix_fast

 

 

 

 

 

2VP7-FF672-6C/I

133 MHz PCI-X

pcix_lc_64xf

2vp7ff672_64xf.ucf

 

3.3V 64-bit

pcix_fast

 

 

 

 

 

2VP7-FF672-6C/I

33 MHz PCI

pcix_lc_64s

2vp7ff672_64s.ucf

 

66 MHz PCI-X

pcix_core

 

 

3.3V 64-bit

 

 

 

 

 

 

2VP20-FF1152-6C/I

33 MHz PCI

pcix_lc_64n

2vp20ff1152_64n.ucf

 

3.3V 64-bit

pcix_core

 

 

 

 

 

2VP20-FF1152-6C/I

66 MHz PCI-X

pcix_lc_64x

2vp20ff1152_64x.ucf

 

3.3V 64-bit

pcix_core

 

 

 

 

 

2VP20-FF1152-6C/I

100 MHz PCI-X

pcix_lc_64xf

2vp20ff1152_64xf.ucf

 

3.3V 64-bit

pcix_fast

 

 

 

 

 

2VP20-FF1152-6C/I

133 MHz PCI-X

pcix_lc_64xf

2vp20ff1152_64xf.ucf

 

3.3V 64-bit

pcix_fast

 

 

 

 

 

2VP20-FF1152-6C/I

33 MHz PCI

pcix_lc_64s

2vp20ff1152_64s.ucf

 

66 MHz PCI-X

pcix_core

 

 

3.3V 64-bit

 

 

 

 

 

 

2VP30-FF1152-6C/I

33 MHz PCI

pcix_lc_64n

2vp30ff1152_64n.ucf

 

3.3V 64-bit

pcix_core

 

 

 

 

 

2VP30-FF1152-6C/I

66 MHz PCI-X

pcix_lc_64x

2vp30ff1152_64x.ucf

 

3.3V 64-bit

pcix_core

 

 

 

 

 

2VP30-FF1152-6C/I

100 MHz PCI-X

pcix_lc_64xf

2vp30ff1152_64xf.ucf

 

3.3V 64-bit

pcix_fast

 

 

 

 

 

2VP30-FF1152-6C/I

133 MHz PCI-X

pcix_lc_64xf

2vp30ff1152_64xf.ucf

 

3.3V 64-bit

pcix_fast

 

 

 

 

 

2VP30-FF1152-6C/I

33 MHz PCI

pcix_lc_64s

2vp30ff1152_64s.ucf

 

66 MHz PCI-X

pcix_core

 

 

3.3V 64-bit

 

 

 

 

 

 

2VP40-FF1152-6C/I

33 MHz PCI

pcix_lc_64n

2vp40ff1152_64n.ucf

 

3.3V 64-bit

pcix_core

 

 

 

 

 

18

www.xilinx.com

PCI-X v5.1 165 Getting Started Guide

 

 

UG158 March 24, 2008

Page 18
Image 18
Xilinx PCI-X v5.1 manual Simulation