Manuals / Xilinx / Computer Equipment / Computer Hardware

Xilinx manual Preface About This Guide, PCI-X v5.1 165 Getting Started Guide, UG158 March 24

Models: PCI-X v5.1

1 47

Page 12

Preface: About This Guide

12	www.xilinx.com	PCI-X v5.1 165 Getting Started Guide
		UG158 March 24, 2008

Page 12

Image 12

Xilinx manual Preface About This Guide, PCI-X v5.1 165 Getting Started Guide, UG158 March 24

Contents

UG158 March 24 LogiCORE IP Initiator/Target v5.1 for PCI-XGetting Started Guide Version RevisionPCI-X v5.1 165 Getting Started Guide UG158 March 24 Version Revisionug000preface.fm to “Guide.” Updated tools for IP0K release VersionRevision 10/10/07Table of Contents Preface About This GuideChapter 1 Getting Started Chapter 2 Licensing the CoreChapter 6 Implementing a Design Chapter 7 Timing SimulationVerilog VHDL Exemplar LeonardoSpectrum Xilinx XST ISE FoundationSchedule of Figures Chapter 1 Getting Started Chapter 2 Licensing the CoreChapter 4 Functional Simulation Chapter 5 Synthesizing a Design Chapter 6 Implementing a Design Chapter 7 Timing SimulationPCI-X v5.1 165 Getting Started Guide UG158 March 24Guide Contents About This GuidePreface Conventions TypographicalPreface About This Guide ConventionOnline Document ConventionsSee “Additional Resources” Blue textPreface About This Guide PCI-X v5.1 165 Getting Started GuideUG158 March 24 Getting Started ChapterSystem Requirements About the Example DesignAdditional Documentation Technical SupportFeedback Core Interface for PCI-XLicensing the Core Before you BeginLicensing Options Full System Hardware EvaluationInstalling Your License File Full LicenseDirect Download Obtaining a Full LicenseFamily Specific Considerations Design SupportTable 3-1 Device and Interface Selection Supported DeviceChapter 3 Family Specific Considerations Wrapper FileTable 3-1 Device and Interface Selection Supported DeviceDesign Support Table 3-1 Device and Interface Selection Wrapper FileSupported Device Bus TypeWrapper Files Constraints FilesChapter 3 Family Specific Considerations Table 3-1 Device and Interface SelectionConfiguration Pins Bus Mode DetectionDevice Initialization Bus Width DetectionBus Clock Usage Table 3-2 Bitstream RequirementsDesired System Interface Implementation Bitstreams3.6 volts, as allowed by the PCI Local Bus Specification Electrical ComplianceElectrical Compliance Figure 3-1 PCI/PCI-X Output Driver VCCO GenerationInput Delay Buffers Chapter 3 Family Specific ConsiderationsGenerating Bitstreams Generating BitstreamsChapter 3 Family Specific Considerations PCI-X v5.1 165 Getting Started GuideUG158 March 24 Functional Simulation Cadence IUSChapter Mentor Graphics ModelSim VerilogChapter 4 Functional Simulation VHDL Mentor Graphics ModelSimChapter 4 Functional Simulation vlib simprimSynthesizing a Design Synplicity SynplifyFigure 5-1 Create a New Project ChapterChapter 5 Synthesizing a Design Figure 5-2 Main Project WindowSynplicity Synplify Figure 5-3 Files to Add Virtex LibraryFigure 5-4 Files to Add LogiCORE Files Figure 5-5 Files to Add User Application Figure 5-6 Source Files in Main Project WindowChapter 5 Synthesizing a Design 7. Navigate to the source directory Figure 5-5, select the cfgtests.v, pcixtop.v, and userapp.v files, and then click AddFigure 5-7 Options for Implementation Device Synplicity Synplify10. Click Change Result File to display the EDIF Result File dialog box then move the to following directory Figure 5-8 Options for Implementation Options/ConstraintsFigure 5-9 Create a New Project Install Path/vhdl/example/synthesisVHDL Chapter 5 Synthesizing a DesignFigure 5-10 Main Project Window Figure 5-11 Files to Add Virtex LibrarySynplicity Synplify 3. Click OK to exit the dialog and return to the project window FigureFigure 5-12 Files to Add LogiCORE Files Figure 5-13 Files to Add User ApplicationInstall Path/vhdl/src/xpci Install Path/vhdl/example/sourceFigure 5-14 Main Project Window Synplicity Synplify8. In the Source Files list, view the list of newly added source files by double-clicking the flowtest/vhdl folder if it is not already open. Drag to reorder the source files in the hierarchical order shown in Figure Exemplar LeonardoSpectrum Figure 5-15 Options for Implementation DeviceChapter 5 Synthesizing a Design Xilinx XST Xilinx XSTChapter 5 Synthesizing a Design PCI-X v5.1 165 Getting Started GuideUG158 March 24 Implementing a Design ISE FoundationChapter Chapter 6 Implementing a Design Timing Simulation cd Install Path/verilog/example/postsim cp ../xilinx/*.vChapter Cadence IUSChapter 7 Timing Simulation Mentor Graphics ModelSimVerilog VHDLInstall Path/vhdl/example/postsim Mentor Graphics ModelSim