Manuals / Xilinx / Computer Equipment / Computer Hardware

Xilinx PCI-X v5.1 manual Functional Simulation, vlib simprim

Models: PCI-X v5.1

1 47

Download 47 pages 38.14 Kb

Page 30

Image 30

Chapter 4: Functional Simulation

vlib simprim

vcom -93 -work simprim <Xilinx Install Path>/vhdl/src/simprims/simprim_Vpackage_mti.vhd

vcom -93 -work simprim <Xilinx Install Path>/vhdl/src/simprims/simprim_Vcomponents_mti.vhd

vcom -93 -work simprim <Xilinx Install Path>/vhdl/src/simprims/simprim_VITAL_mti.vhd

vlib unisim

vcom -93 -work unisim <Xilinx Install Path>/vhdl/src/unisims/unisim_VPKG.vhd

vcom -93 -work unisim <Xilinx Install Path>/vhdl/src/unisims/unisim_VCOMP.vhd

vcom -93 -work unisim <Xilinx Install Path>/vhdl/src/unisims/unisim_VITAL.vhd

5.To run the simulation, type the following: do modelsim.do

30	www.xilinx.com	PCI-X v5.1 165 Getting Started Guide
		UG158 March 24, 2008

Page 30

Image 30

Xilinx PCI-X v5.1 manual Functional Simulation, vlib simprim

Contents

UG158 March 24 LogiCORE IP Initiator/Target v5.1 for PCI-XGetting Started Guide Version RevisionPCI-X v5.1 165 Getting Started Guide UG158 March 24 Version Revisionug000preface.fm to “Guide.” Revision Updated tools for IP0K releaseVersion 10/10/07Chapter 1 Getting Started Table of ContentsPreface About This Guide Chapter 2 Licensing the CoreVerilog VHDL Exemplar LeonardoSpectrum Xilinx XST Chapter 6 Implementing a DesignChapter 7 Timing Simulation ISE FoundationChapter 4 Functional Simulation Chapter 5 Synthesizing a Design Schedule of FiguresChapter 1 Getting Started Chapter 2 Licensing the Core Chapter 6 Implementing a Design Chapter 7 Timing SimulationPCI-X v5.1 165 Getting Started Guide UG158 March 24Guide Contents About This GuidePreface Preface About This Guide ConventionsTypographical ConventionSee “Additional Resources” Online DocumentConventions Blue textPreface About This Guide PCI-X v5.1 165 Getting Started GuideUG158 March 24 System Requirements Getting StartedChapter About the Example DesignFeedback Additional DocumentationTechnical Support Core Interface for PCI-XLicensing Options Licensing the CoreBefore you Begin Full System Hardware EvaluationDirect Download Installing Your License FileFull License Obtaining a Full LicenseTable 3-1 Device and Interface Selection Family Specific ConsiderationsDesign Support Supported DeviceTable 3-1 Device and Interface Selection Chapter 3 Family Specific ConsiderationsWrapper File Supported DeviceSupported Device Design Support Table 3-1 Device and Interface SelectionWrapper File Bus TypeChapter 3 Family Specific Considerations Wrapper FilesConstraints Files Table 3-1 Device and Interface SelectionDevice Initialization Configuration PinsBus Mode Detection Bus Width DetectionDesired System Interface Implementation Bus Clock UsageTable 3-2 Bitstream Requirements BitstreamsElectrical Compliance 3.6 volts, as allowed by the PCI Local Bus SpecificationElectrical Compliance Figure 3-1 PCI/PCI-X Output Driver VCCO GenerationInput Delay Buffers Chapter 3 Family Specific ConsiderationsGenerating Bitstreams Generating BitstreamsChapter 3 Family Specific Considerations PCI-X v5.1 165 Getting Started GuideUG158 March 24 Functional Simulation Cadence IUSChapter Mentor Graphics ModelSim VerilogChapter 4 Functional Simulation VHDL Mentor Graphics ModelSimChapter 4 Functional Simulation vlib simprimFigure 5-1 Create a New Project Synthesizing a DesignSynplicity Synplify ChapterChapter 5 Synthesizing a Design Figure 5-2 Main Project WindowSynplicity Synplify Figure 5-3 Files to Add Virtex LibraryFigure 5-4 Files to Add LogiCORE Files Chapter 5 Synthesizing a Design Figure 5-5 Files to Add User ApplicationFigure 5-6 Source Files in Main Project Window 7. Navigate to the source directory Figure 5-5, select the cfgtests.v, pcixtop.v, and userapp.v files, and then click Add10. Click Change Result File to display the EDIF Result File dialog box then move the to following directory Figure 5-7 Options for Implementation DeviceSynplicity Synplify Figure 5-8 Options for Implementation Options/ConstraintsVHDL Figure 5-9 Create a New ProjectInstall Path/vhdl/example/synthesis Chapter 5 Synthesizing a DesignSynplicity Synplify Figure 5-10 Main Project WindowFigure 5-11 Files to Add Virtex Library 3. Click OK to exit the dialog and return to the project window FigureInstall Path/vhdl/src/xpci Figure 5-12 Files to Add LogiCORE FilesFigure 5-13 Files to Add User Application Install Path/vhdl/example/sourceFigure 5-14 Main Project Window Synplicity Synplify8. In the Source Files list, view the list of newly added source files by double-clicking the flowtest/vhdl folder if it is not already open. Drag to reorder the source files in the hierarchical order shown in Figure Exemplar LeonardoSpectrum Figure 5-15 Options for Implementation DeviceChapter 5 Synthesizing a Design Xilinx XST Xilinx XSTChapter 5 Synthesizing a Design PCI-X v5.1 165 Getting Started GuideUG158 March 24 Implementing a Design ISE FoundationChapter Chapter 6 Implementing a Design Chapter Timing Simulationcd Install Path/verilog/example/postsim cp ../xilinx/*.v Cadence IUSVerilog Chapter 7 Timing SimulationMentor Graphics ModelSim VHDLInstall Path/vhdl/example/postsim Mentor Graphics ModelSim