Texas Instruments MSP430x11x1 Outputs Port 1 to P2 P1.0 to P1.7, P2.0 to P2.5, Leakage current

Page 29

MSP430x11x1

MIXED SIGNAL MICROCONTROLLER

SLAS241C ± SEPTEMBER 1999 ± REVISED JUNE 2000

Schmitt-trigger inputs Port P1 to Port P2; P1.0 to P1.7, P2.0 to P2.5

 

PARAMETER

TEST CONDITIONS

MIN

TYP MAX

UNIT

 

 

 

 

 

 

VIT+

Positive-going input threshold voltage

VCC = 2.2 V

1.1

1.3

V

VCC = 3 V

1.5

1.8

 

 

 

VIT±

Negative-going input threshold voltage

VCC = 2.2 V

0.4

0.9

V

VCC = 3 V

.90

1.2

 

 

 

Vhys

Input voltage hysteresis, (VIT+ ± VIT±)

VCC = 2.2 V

0.3

1

V

VCC = 3 V

0.5

1.4

 

 

 

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

outputs Port 1 to P2; P1.0 to P1.7, P2.0 to P2.5

 

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

 

 

 

 

 

 

 

 

 

 

High-level output voltage

I(OHmax) = ±1.5 mA

VCC = 2.2 V

See Note 8

VCC±0.25

 

VCC

 

VOH

I(OHmax) = ±6 mA

See Note 9

VCC±0.6

 

VCC

V

Port 1 and Port 2 (C11x1)

 

 

I(OHmax) = ±1.5 mA

 

See Note 8

VCC±0.25

 

VCC

 

Port 1 (F11x1)

VCC = 3 V

 

 

 

 

I(OHmax) = ±6 mA

See Note 9

VCC±0.6

 

VCC

 

 

 

 

 

 

 

 

I(OHmax) = ±1 mA

VCC = 2.2 V

See Note 10

VCC±0.25

 

VCC

 

VOH

High-level output voltage

I(OHmax) = ±3.4 mA

See Note 10

VCC±0.6

 

VCC

V

 

 

Port 2 (F11x1)

I(OHmax) = ±1 mA

VCC = 3 V

See Note 10

VCC±0.25

 

VCC

 

 

 

 

 

I(OHmax) = ±3.4 mA

See Note 10

VCC±0.6

 

VCC

 

 

 

 

 

 

 

Low-level output voltage

I(OLmax) = 1.5 mA

VCC = 2.2 V

See Note 8

VSS

 

VSS+0.25

 

VOL

I(OLmax) = 6 mA

See Note 9

VSS

 

VSS+0.6

V

Port 1 and Port 2 (C11x1,

 

 

I(OLmax) = 1.5 mA

 

See Note 8

VSS

 

VSS+0.25

 

F11x1)

VCC = 3 V

 

 

 

 

I(OLmax) = 6 mA

See Note 9

VSS

 

VSS+0.6

 

 

 

 

 

 

NOTES: 8. The maximum total current, IOHmax and IOLmax, for all outputs combined, should not exceed ±12 mA to hold the maximum voltage drop specified.

9.The maximum total current, IOHmax and IOLmax, for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.

10.One output loaded at a time.

leakage current

PARAMETER

TEST CONDITIONS

MIN TYP MAX

UNIT

 

 

 

 

 

 

Port P1: P1.x, 0 ≤ ⋅ ≤ 7

VCC = 2.2 V/3 V,

±50

 

 

(see Notes 11, 12)

 

 

Ilkg(Px.x) High-impedance leakage current

 

 

nA

 

 

 

Port P2: P2.x, 0 ≤ ⋅ ≤ 5

VCC = 2.2 V/3 V,

±50

 

 

 

(see Notes 11, 12)

 

 

 

 

 

 

 

 

 

 

 

NOTES: 11. The leakage current is measured with VSS or VCC applied to the corresponding pin(s), unless otherwise noted.

12.The leakage of the digital port pins is measured individually. The port pin must be selected for input and there must be no optional pullup or pulldown resistor.

POST OFFICE BOX 655303 DALLAS, TEXAS 75265

29

Image 29
Contents Tssop MSP430x11x1Description Available Options Packaged Devices Functional block diagramPIN Sowb PIN Tssop Pulldown resistor of 30 k Ω is needed on F11x1Short-form description Terminal FunctionsProcessing unit Terminal Description NameCPU Address Mode DescriptionsInstruction set Instruction Word FormatsOperation modes and interrupts Low-power consumption capabilitiesSCG1 Status register R2SCG0 SCG1 SCG0Caifg Interrupt vector addressesWdtifg CCIFG1, CCIFG2, TaifgWdtifg Special function registersOfifg NmiifgMemory organization Boot ROM containing bootstrap loaderFunctions of the bootstrap loader Hardware resources used for serial input/output Features of the bootstrap loader areWDT VCC RST/NMI PIN Test PINVCC Bootstrap loader StartsTest InternalFlash memory control register FCTL1 Flash memoryWRT Flash memory, timing generator, control register FCTL2Erase 0128h, bit1, Erase a segment FN0±FN5 Flash memory control register FCTL3SSEL0, SSEL1 AclkKeyv BusyAccvifg WaitEmex Flash memory, interrupt and security key violationLock PUC AccvPOR NmirsOscillator and system clock PeripheralsDigital I/O Clock SignalsTimerA Three capture/compare registers Watchdog timerTimerA, MSP430x11x1 Configuration TimerA 3 capture/compare registersComparatorA CAF CaoutCACTL2.4 CATCTL2.7CACTL1 Slope a/d conversionCaex Caon Caies Caifg Rsel REF1 REF0 CACTL2Peripheral file map Peripherals with Word AccessPeripherals with Byte Access MIN NOM MAX Units Absolute maximum ratings²Recommended operating conditions Frequency vs Supply Voltage MSP430x11x1 DevicesIAM Parameter Test Conditions MIN TYP MAX UnitILPM2 ILPM3Leakage current Outputs Port 1 to P2 P1.0 to P1.7, P2.0 to P2.5Inputs Px.x, TAx Internal signals TAx, Smclk at TimerAParameter Test Conditions VCC MIN TYP MAX Unit Port P1, P2 P1.x to P2.xComparatorA see Note Outputs P1.x, P2.x, TAxVRefVT vs Temperature, VCC = 2.2 V, C1121 VRefVT vs Temperature, VCC = 3 V, C1121CAF Caon PUC/PORParameter MIN NOM MAX Unit RAMVariance Max DCODcoclk DCO StepsJTAG/programming Principle characteristics of the DCOWake-up from lower power modes LPMx GND Input/output schematicPort P1, P1.0 to P1.3, input/output with Schmitt-trigger P1IFG.4 P1IES.4 P1DIR.4 P1OUT.4 SmclkP1DIR.5 P1OUT.5 P1IFG.5 P1IES.5CAPD.X Port P2, P2.0 to P2.2, input/output with Schmitt-triggerP2DIR.3 P2OUT.3 Port P2, P2.3 to P2.4, input/output with Schmitt-triggerP2IFG.3 P1IES.3 P2DIR.4 P2OUT.4P2DIR.5 P2SEL.5 VCCP2OUT.5 P2IRQ.5Port P2, unbonded bits P2.6 and P2.7 DW R-PDSO-G Pins DIM MAXPlastic SMALL-OUTLINE Package PIN ShownPins DIM MAX MIN Pins ShownPW R-PDSO-G Plastic SMALL-OUTLINE Package 15 NOM Gage Plane Seating Plane 20 MAXImportant Notice