Agilent Technologies FS2331 Probe Description, Probe Feature Summary, Probe Components

Page 8

FS2331 Probe Description

The FS2331 DDR DIMM Probe allows you to perform state and timing analysis measurements on Double Data Rate DRAM DIMM busses using an Agilent logic analyzer.

Probe Feature Summary

∙Quick and easy connection between the DDR 184 pin DIMM connector and Agilent Logic Analyzers.

∙Complete and accurate state analysis up to 333Mhz (PC2700).

∙Complete and accurate 4 GHz timing analysis.

∙Compatible with all 184-pin, 2.5V DDR SDRAM DIMM's up to 333 MHz.

∙Built-in support for probing Chip Select lines of other DIMM slots.

∙Data groups and their strobes matched to better than 50ps, address and commands matched to better than 180ps.

∙All signals are provided to the logic analyzer unbuffered.

∙Registered and non-registered DIMMS are supported.

∙User configurable capacitor pads allow modeling of 1, 2, and 4 rank (stacked) DIMMS for signal integrity validation with EyeScan.

∙DDR Commands are always visible. Switches select state analysis acquisition of data writes only, reads only, or both writes and reads.

∙Uses Agilent "Eye Finder" technology to locate tight DDR data valid windows for optimal state data capture and to help identify bus signals with marginal timing needing closer examination.

∙Probe can be used with Agilent EyeScan technology to provide eye diagram of DDR and address/command signals.

∙Both x4 and x8 SDRAMS are supported.

∙Read and write burst type is tracked in real time and each cycle of a burst (in both state and timing mode) is sent to the analyzer.

Probe Components

The following components have been shipped with your FS2331 DDR Probe:

∙FS2331 DDR DIMM Probe with 3 extra jumpers and 1700 ps delay line.

∙Dedicated power supply for the FS2331 probe.

∙Floppy disk(s) with inverse assembler and configuration files for 167xx.

∙CD with inverse assembler and configuration files for 169xx

∙This User Manual on CD.

∙Quick Start Sheet.

∙Software Entitlement Certificate. This is for 169xx or Off-Line Analysis only.

8

Page 7 Page 9
Image 8
Page 7 Page 9
Contents DDR Sdram Analysis Probe FS2331 RevisionHow to reach us Product Warranty Signal Connections For Technical Support For Sales and Marketing SupportExclusive Remedies Product WarrantyLimitation of warranty Probe Cable, Connector Numbering IntroductionDefinitions Logic Analyzer ModulesFS2331 100 pin Connector to Pod Diagram Probe Components Probe Feature SummaryFS2331 Probe Description DDR Commands Probe DesignState Clock Generation DDR DataPage Probe Pod Assignment Pod Clock Domain Clock RateOn closed Switch # Default factory Function PositionProbe Switch Settings Connecting Power to the FS2331 Probe Logic Analyzer Signal Threshold Voltage SettingsConnecting the Probe to the Logic Analyzer Card Requirements for PC2700 Systems Recommended Logic Analyzer Card Requirements16753/4/5/6 Setting up the 167xx Analyzer Setting up the 169xx AnalyzerSoftware Requirements System Software 169xx LicensingTiming Analysis All DDR speeds and supported analyzer cards Card Configurations for State Analysis Probing multiple DDR busses Interleaved memory Connecting to your Target System Chip Select If User is dedicating aChip Select Jumper locations § Isolate the Dedicated DIMM’s pin§ Sleeve the Pin § Wire from the adjacent Dimm slot to the isolated pin Unused PodsOffline Analysis Filtering Loading the Inverse Assembler and Decoding DDR Commands Timing Analysis OperationState Analysis Operation Taking a Trace, Triggering, and Seeing Measurement ResultsInverse Assembler and Decoding DDR Commands Tracing the Serial Presence Detect Signals Using Eye Finder with the FS2331 DDR Probe Using EyeScan with the FS2331 Probe Using the FS2331 DDR Probe with an Interposer FS1024/25 Dimm Signal Loading OptionFS2331 Calibration Page Set Command sample position Page Page Write Burst Data Valid Position Page Page Page Read Burst Data Valid Position Page Page Page Adjust the delay line value to maximize R/W overlap Set the final analyzer sample positionPage General Information Standards supportedSignal Connections J1 Data SamtecSA0 J2 Data and Command CB4Spare J3 Command and Data Buffcmdclk J4 Data DM5DQS14DQS7
Top Page Image Contents