Texas Instruments specifications TMS320C25 Instruction Set Summary concluded

Page 16

TMS320C25
SPRS010B Ð MAY 1987 Ð REVISED NOVEMBER 1990
	Table 3. TMS320C25 Instruction Set Summary (concluded)
		CONTROL INSTRUCTIONS
MNEMONIC	DESCRIPTION		NO.					INSTRUCTION BIT CODE
MNEMONIC	DESCRIPTION		WORDS
			WORDS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BIT²	Test bit		1	1	0	0	1			B		I				D
BITT²	Test bit specified by T register		1	0	1	0	1	0	1	1	1	I				D
CNFD²	Configure block as data memory		1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	0	0
CNFP²	Configure block as program memory		1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	0	1
DINT	Disable interrupt		1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	1
EINT	Enable interrupt		1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	0
IDLE²	Idle until interrupt		1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	1
LST	Load status register STO		1	0	1	0	1	0	0	0	0	I				D
LST1²	Load status register ST1		1	0	1	0	1	0	0	0	1	I				D
NOP	No operation		1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	0
POP	Pop top of stack to low accumulator		1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	1
POPD²	Pop top of stack to data memory		1	0	1	1	1	1	0	1	0	I				D
PSHD²	Push data memory value onto stack		1	0	1	0	1	0	1	0	0	I				D
PUSH	Push low accumulator onto stack		1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	0
RC³	Reset carry bit		1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	0
RHM³	Reset hold mode		1	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	0
ROVM	Reset overflow mode		1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	0
RPT²	Repeat instruction as specified by data		1	0	1	0	0	1	0	1	1	I				D
RPT²	memory value		1	0	1	0	0	1	0	1	1	I				D
	memory value
RPTK²	Repeat instruction as specified by immediate		1	1	1	0	0	1	0	1	1				K
RPTK²	value		1	1	1	0	0	1	0	1	1				K
	value
RSXM²	Reset sign-extension mode		1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	1	0
RTC³	Reset test/control flag		1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	0
SC³	Set carry bit		1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	1
SHM³	Set hold mode		1	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	1
SOVM	Set overflow mode		1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	1
SST	Store status register ST0		1	0	1	1	1	1	0	0	0	I				D
																D
SST1²	Store status register ST1		1	0	1	1	1	1	0	0	1	I				D
																D
SSXM²	Set sign-extension mode		1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	1	1
STC³	Set test/control flag		1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	1
TRAP²	Software interrupt		1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	0

²These instructions are not included in the TMS320C1x instruction set. ³ These instructions are not included in the TMS32020 instruction set.

16	POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Image 16

Contents TMS320 SECOND-GENERATION Digital Signal Processors DescriptionPGA and PLCC/CER-QUAD PIN Assignments Signals DefinitionFunction PIN Introduction Key Features TMS32020 Bit-Reversed Indexed-Addressing Mode forMemory Space Wait States for Communication to Slower Off-ChipArchitecture TMS320 Second-Generation Device OverviewPackage TypeFunctional block diagram TMS320C2x SECOND-GENERATION DevicesTimer Scaling shifter16 ⋅ 16-bit parallel multiplier Memory controlTMS320 SECOND-GENERATION Devices Memory MapsExternal interface Interrupts and subroutinesMultiprocessing Instruction set Repeat featureAddressing modes Symbol Definition Instruction SymbolsInstruction set summary TMS320C25 Instruction Set Summary SUBT² XORXORK² ZACApac LPH ²LTA LTP ²Data Memory Operations Mnemonic Description Words TMS320C25 Instruction Set Summary concluded TMS32020 TMS32020 Product NotificationDevelopment support Software Tools Part Number TMS320 Second-Generation Software and Hardware SupportHardware Tools Part Number Specification overview Documentation supportMIN NOM MAX Unit Recommended operating conditionsParameter Test Conditions MIN TYP§ MAX Unit Internal clock option Clock Characteristics and TimingExternal clock option Test Load Circuit Memory and Peripheral Interface Timing Parameter MIN TYP MAX UnitHold Timing RS, INT, BIO, and XF TimingHold Holda Serial Port Timing MP/MC IOH INT Clkin / Clkx / ClkrTMS320C25GBA Parameter Test Conditions MIN TYP MAX Unit External Clock Option ClkinVOH Min TdC1L-AL Low after CLKOUT1 low Serial Port Timing Eprom Programming See Notes 14VPP IPP1CLKIN, CLKX, Clkr INT0 INT2 VIHMP/MC VIL Internal Clock Option External clock option CLKOUT1, CLKOUT2Fcrystal TdC1-S From Clkout if Is present TsuIN Setup before CLKOUT1 high Contrast Summary of Electrical Specifications Clock characteristics and timingParameter MIN TYP MAXMemory and peripheral interface timing RS, INT, BIO, and XF timingHold timing Serial port timingTiming Diagrams Clock timingBR, PS, D S Memory read timingReady Memory write timing CLKOUT1 CLKOUT2 StrbOne wait-state memory access timing MSCReset timing IackInterrupt timing TMS32020 Interrupt timing TMS320C25Serial port receive timing Serial port transmit timingBIO timing External flag timingPC = N PC = N + Hold timing part a HoldHolda ExecuteCLKOUT1 CLKOUT2 Hold timing part BHolda Fetch Fetch Execute Or is D15-D0 TdHH-AH Typical Supply Current Characteristics for TMS320C25 TMS320C25FNL Plcc reflow soldering precautionsPin GB grid array ceramic package TMS32020, TMS320C25 Mechanical DataParameter MAX Unit Advance Jedec NO. Outline Terminals MIN MAX Programming the TMS320E25 Eprom cell Fast programming and verificationPin Nomenclature TMS320E25 VCCEPT EPT VPPTMS320E25 Programming Mode Levels SignalProgram Read Output Name ² PIN Verify Inhibit Disable ErasureFast Programming Flowchart Program verifyRead Output disableROM protection and verification TMS320E25 Protect and Verify Eprom Mode Levels Eprom protectVIH VIL PGM VPP VCC VSS Clkin EPT VPPEprom RbitVIH VIL VPP VCC VCC VIH VIL PGM VIH/VOH HI-Z VIL/VOL VPP EPT VSSTMS320 SECOND-GENERATION NIL Packaging Information Other Qualified Versions of TMS320C25Important Notice