Texas Instruments specifications INT Clkin / Clkx / Clkr, Mp/Mc Ioh, TMS320C25GBA

Page 27

TMS320C25, TMS320E25

SPRS010B Ð MAY 1987 Ð REVISED NOVEMBER 1990

absolute maximum ratings over specified temperature range (unless otherwise noted)²

Supply voltage range, VCC³

. ± 0.3

V to 7

V

Input voltage range: TMS320E25 pins 24 and 25

± 0.3 V to 15

V

All other inputs

. ± 0.3

V to 7

V

Output voltage range

. ± 0.3

V to 7

V

Continuous power dissipation

. . . . . . . .

1.5 W

Operating free-air temperature range

. . . 0°C to 70°C

Storage temperature range

± 55°C to 150°C

²Stresses beyond those listed under ªAbsolute Maximum Ratingsº may cause permanent damage to the device. This is a stress ratingonly, and functional operation of the device at these or any other conditions beyond those indicated in the ªRecommended Operating Conditionsº section of

this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. ³ All voltage values are with respect to VSS.

recommended operating conditions

 

 

 

 

 

 

 

 

 

 

 

MIN

NOM

MAX

UNIT

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VCC

Supply voltage

 

 

 

 

 

 

 

 

4.75

5

5.25

V

VSS

Supply voltage

 

 

 

 

 

 

 

 

 

0

 

V

 

 

 

All inputs except CLKIN/CLKX/CLKR/INT

 

(0-2)

2.35

 

VCC + 0.3

V

VIH

High-level input voltage

 

 

(0-2)

 

 

 

 

2.5

 

VCC + 0.3

V

 

INT

 

 

 

 

 

 

CLKIN / CLKX / CLKR

3.5

 

VCC + 0.3

V

 

 

 

All inputs except MP/

 

 

 

 

± 0.3

 

0.8

V

VIL

Low-level input voltage

 

MC

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

MP/MC

± 0.3

 

0.8

V

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

IOH

High-level output current

 

 

 

 

 

 

 

 

 

 

300

A

IOL

Low-level output current

 

 

 

 

 

 

 

 

 

 

2

mA

TA

Operating free-air temperature

 

TMS320C25, TMS320E25

0

 

70

°C

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TMS320C25GBA

± 40

 

85

°C

 

 

 

 

electrical characteristics over specified free-air temperature range (unless otherwise noted)

 

PARAMETER

TEST CONDITIONS

MIN

TYP§

MAX

UNIT

VOH

High-level output voltage

VCC = MIN, IOH = MAX

2.4

3

 

V

VOL

Low-level output voltage

VCC = MIN, IOL = MAX

 

0.3

0.6

V

IZ

Three-state current

VCC = MAX

± 20

 

20

A

II

Input current

VI = VSS to VCC

± 10

 

10

A

ICC

Low-level input voltage

Normal

TA = 0°C, VCC = MAX, fx = MAX

 

110

185

mA

 

 

 

 

 

 

 

 

 

 

 

 

Idle/HOLD

 

50

100

 

 

 

 

 

 

 

 

 

 

 

 

 

CI

Input capacitance

 

 

15

 

pF

CO

Output capacitance

 

 

15

 

pF

§All typical values are at VCC = 5 V, TA = 25°.

ADVANCE INFORMATION

Caution. This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions to be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together

or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriate logic voltage level, preferably either VCC or ground. Specific guidelines for handling devices of this type are contained in the publication ªGuidelines for Handling Electrostatic-Discharge Sensitive (ESDS) Devices and Assembliesº available from Texas Instruments

POST OFFICE BOX 1443 HOUSTON, TEXAS 77001

27

Image 27
Contents Description TMS320 SECOND-GENERATION Digital Signal ProcessorsSignals Definition PGA and PLCC/CER-QUAD PIN AssignmentsFunction PIN Introduction Wait States for Communication to Slower Off-Chip Key Features TMS32020Bit-Reversed Indexed-Addressing Mode for Memory SpaceType ArchitectureTMS320 Second-Generation Device Overview PackageSECOND-GENERATION Devices Functional block diagram TMS320C2xMemory control TimerScaling shifter 16 ⋅ 16-bit parallel multiplierMemory Maps TMS320 SECOND-GENERATION DevicesInterrupts and subroutines External interfaceMultiprocessing Repeat feature Instruction setAddressing modes Instruction Symbols Symbol DefinitionInstruction set summary TMS320C25 Instruction Set Summary ZAC SUBT²XOR XORK²LTP ² ApacLPH ² LTAData Memory Operations Mnemonic Description Words TMS320C25 Instruction Set Summary concluded TMS32020 Product Notification TMS32020Development support TMS320 Second-Generation Software and Hardware Support Software Tools Part NumberHardware Tools Part Number Documentation support Specification overviewRecommended operating conditions MIN NOM MAX UnitParameter Test Conditions MIN TYP§ MAX Unit Clock Characteristics and Timing Internal clock optionExternal clock option Test Load Circuit Parameter MIN TYP MAX Unit Memory and Peripheral Interface TimingRS, INT, BIO, and XF Timing Hold TimingHold Holda Serial Port Timing INT Clkin / Clkx / Clkr MP/MC IOHTMS320C25GBA Parameter Test Conditions MIN TYP MAX Unit Clkin External Clock OptionVOH Min TdC1L-AL Low after CLKOUT1 low Serial Port Timing IPP1 Eprom ProgrammingSee Notes 14 VPPINT0 INT2 VIH CLKIN, CLKX, ClkrMP/MC VIL CLKOUT1, CLKOUT2 Internal Clock Option External clock optionFcrystal TdC1-S From Clkout if Is present TsuIN Setup before CLKOUT1 high MIN TYP MAX Contrast Summary of Electrical SpecificationsClock characteristics and timing ParameterSerial port timing Memory and peripheral interface timingRS, INT, BIO, and XF timing Hold timingClock timing Timing DiagramsMemory read timing BR, PS, D SReady CLKOUT1 CLKOUT2 Strb Memory write timingMSC One wait-state memory access timingIack Reset timingInterrupt timing TMS320C25 Interrupt timing TMS32020Serial port transmit timing Serial port receive timingExternal flag timing BIO timingPC = N PC = N + Execute Hold timing part aHold HoldaHold timing part B CLKOUT1 CLKOUT2Holda Fetch Fetch Execute Or is D15-D0 TdHH-AH TMS320C25FNL Plcc reflow soldering precautions Typical Supply Current Characteristics for TMS320C25Mechanical Data Pin GB grid array ceramic package TMS32020, TMS320C25Parameter MAX Unit Advance Jedec NO. Outline Terminals MIN MAX Fast programming and verification Programming the TMS320E25 Eprom cellEPT VPP Pin Nomenclature TMS320E25VCC EPTErasure TMS320E25 Programming Mode LevelsSignal Program Read Output Name ² PIN Verify Inhibit DisableProgram verify Fast Programming FlowchartOutput disable ReadROM protection and verification VSS Clkin EPT VPP TMS320E25 Protect and Verify Eprom Mode LevelsEprom protect VIH VIL PGM VPP VCCRbit EpromVCC VIH VIL PGM VIH/VOH HI-Z VIL/VOL VPP EPT VSS VIH VIL VPP VCCTMS320 SECOND-GENERATION NIL Other Qualified Versions of TMS320C25 Packaging InformationImportant Notice