Texas Instruments TMS320 specifications External Clock Option, Clkin

Page 29

TMS320C25, TMS320E25

SPRS010B Ð MAY 1987 Ð REVISED NOVEMBER 1990

timing requirements over recommended operating conditions (see Note 3)

			MIN	NOM MAX	UNIT

tc(CI)	CLKIN cycle time		24.4	150	ns
tf(CI)	CLKIN fall time			5²	ns
tr(CI)	CLKIN rise time			5²	ns
tw(CIL)	CLKIN low pulse duration, tc(CI) = 50 ns (see Note 4)		20		ns
tw(CIH)	CLKIN high pulse duration, tc(CI) = 50 ns (see Note 4)		20		ns
tsu(S)		setup time before CLKIN low	5	Q ± 5	ns
tsu(S)	SYNC	setup time before CLKIN low	5	Q ± 5	ns
th(S)		hold time from CLKIN low	8		ns
th(S)	SYNC	hold time from CLKIN low	8		ns

²Value derived from characterization data and not tested.

NOTES: 3. Q = 1/4tc(C).

4. CLKIN duty cycle [tr(CI) + tw(CIH)]/tc(CI) must be within 40-60%.

TMS320C25

CLKIN

+5 V	fcrystal
	fcrystal
10 kΩ
74HC04	4.7 kΩ
F11	4.7 kΩ
F11
47 pF	74AS04
	74AS04	10 kΩ
		10 kΩ
	fcrystal, (MHz)	L, (∝H)
TMS320C25	40.96	1.8
TMS320C25-50	51.20	1.0
TMS320E25	40.96	1.8

C = 20 pF

0.1∝F

L

ADVANCE INFORMATION

Figure 3. External Clock Option

Shown above is a crystal oscillator circuit suitable for providing the input clock signal to the TMS320C25, TMS320E25, and TMS320C25-50. Please refer to Hardware Interfacing to the TMS320C25 (document number SPRA014A) for details on circuit operation.

2.15 V

From Output Under Test

RL = 825 Ω

Test

Point

CL = 100 pF

Figure 4. Test Load Circuit

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

29

Image 29

Contents Description TMS320 SECOND-GENERATION Digital Signal ProcessorsFunction PIN Signals DefinitionPGA and PLCC/CER-QUAD PIN Assignments Introduction Bit-Reversed Indexed-Addressing Mode for Key Features TMS32020Memory Space Wait States for Communication to Slower Off-ChipTMS320 Second-Generation Device Overview ArchitecturePackage TypeSECOND-GENERATION Devices Functional block diagram TMS320C2xScaling shifter Timer16 ⋅ 16-bit parallel multiplier Memory controlMemory Maps TMS320 SECOND-GENERATION DevicesMultiprocessing Interrupts and subroutinesExternal interface Addressing modes Repeat featureInstruction set Instruction set summary Instruction SymbolsSymbol Definition TMS320C25 Instruction Set Summary XOR SUBT²XORK² ZACLPH ² ApacLTA LTP ²Data Memory Operations Mnemonic Description Words TMS320C25 Instruction Set Summary concluded TMS32020 Product Notification TMS32020Development support Hardware Tools Part Number TMS320 Second-Generation Software and Hardware SupportSoftware Tools Part Number Documentation support Specification overviewParameter Test Conditions MIN TYP§ MAX Unit Recommended operating conditionsMIN NOM MAX Unit External clock option Clock Characteristics and TimingInternal clock option Test Load Circuit Parameter MIN TYP MAX Unit Memory and Peripheral Interface TimingHold Holda RS, INT, BIO, and XF TimingHold Timing Serial Port Timing TMS320C25GBA INT Clkin / Clkx / ClkrMP/MC IOH Parameter Test Conditions MIN TYP MAX Unit Clkin External Clock OptionVOH Min TdC1L-AL Low after CLKOUT1 low Serial Port Timing See Notes 14 Eprom ProgrammingVPP IPP1MP/MC VIL INT0 INT2 VIHCLKIN, CLKX, Clkr CLKOUT1, CLKOUT2 Internal Clock Option External clock optionFcrystal TdC1-S From Clkout if Is present TsuIN Setup before CLKOUT1 high Clock characteristics and timing Contrast Summary of Electrical SpecificationsParameter MIN TYP MAXRS, INT, BIO, and XF timing Memory and peripheral interface timingHold timing Serial port timingClock timing Timing DiagramsReady Memory read timingBR, PS, D S CLKOUT1 CLKOUT2 Strb Memory write timingMSC One wait-state memory access timingIack Reset timingInterrupt timing TMS320C25 Interrupt timing TMS32020Serial port transmit timing Serial port receive timingExternal flag timing BIO timingPC = N PC = N + Hold Hold timing part aHolda ExecuteHolda Fetch Hold timing part BCLKOUT1 CLKOUT2 Fetch Execute Or is D15-D0 TdHH-AH TMS320C25FNL Plcc reflow soldering precautions Typical Supply Current Characteristics for TMS320C25Parameter MAX Unit Mechanical DataPin GB grid array ceramic package TMS32020, TMS320C25 Advance Jedec NO. Outline Terminals MIN MAX Fast programming and verification Programming the TMS320E25 Eprom cellVCC Pin Nomenclature TMS320E25EPT EPT VPPSignal TMS320E25 Programming Mode LevelsProgram Read Output Name ² PIN Verify Inhibit Disable ErasureProgram verify Fast Programming FlowchartROM protection and verification Output disableRead Eprom protect TMS320E25 Protect and Verify Eprom Mode LevelsVIH VIL PGM VPP VCC VSS Clkin EPT VPPRbit EpromVCC VIH VIL PGM VIH/VOH HI-Z VIL/VOL VPP EPT VSS VIH VIL VPP VCCTMS320 SECOND-GENERATION NIL Other Qualified Versions of TMS320C25 Packaging InformationImportant Notice