Texas Instruments TMS320 Contrast Summary of Electrical Specifications, Parameter, Min Typ Max

Page 39

TMS320C25-50

SPRS010B Ð MAY 1987 Ð REVISED NOVEMBER 1990

SERIAL PORT TIMING

switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	TYP MAX	UNIT

td(CH-DX)	DX valid after CLKX rising edge (see Note 18)		75	ns
td(FL-DX)	DX valid after falling edge (TXM = 0, see Note 18)		40	ns
td(CH-FS)	FSX valid after CLKX raising edge (TXM = 1)		40	ns
NOTES: 3.	Q = 1/4 tc(C)
18.	The last occurrence of FSX falling and CLKX rising.

timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM MAX	UNIT

t	Serial port clock (CLKX/CLKR) cycle time ²	160		ns
c(SCK)
t	Serial port clock (CLKX/CLKR) fall time		25 ³	ns
f(SCK)
t	Serial port clock (CLKX/CLKR) rise time		25 ³	ns
r(SCK)
tw(SCK)	Serial port clock (CLKX/CLKR) low or high pulse duration (see Note 19)	64		ns
tsu(FS)	FSX or FSR setup time before CLKX, CLKR falling edge (TXM = 0)	5		ns
th(FS)	FSX or FSR hold time before CLKX, CLKR falling edge (TXM = 0)	10		ns
tsu(DR)	DR setup time before CLKR falling edge	5		ns
th(DR)	DR hold time after CLKR falling edge	10		ns

² The serial port was tested at a minimum frequency of 1.25 MHz. However, the serial port was fully static but will properly function down to fsx = 0 Hz.

³Value derived from characterization data and not tested.

NOTES: 3. Q = 1/4 tc(C)

19. The cycle of the serial port must be within 40%-60%.

CONTRAST SUMMARY OF ELECTRICAL SPECIFICATIONS

The following table presents electrical parameters which differ between TMS320C25 (40 MHz, 100 ns) and TMS320C25-50 (50 MHz, 80 ns).

clock characteristics and timing

	PARAMETER		TMS320C25		TMS320C25-50			UNIT

		MIN	TYP	MAX	MIN	TYP	MAX
		MIN	TYP	MAX	MIN	TYP	MAX

tc(SCK)		97.7		597	78.13		597	ns
td(CIH-C)		5		30	12		27	ns
tf(C)				5			4	ns
tr(C)				5			4	ns
tw(CL)		2Q ± 8	2Q	2Q + 8	2Q ± 7		2Q + 3	ns
tw(CH)		2Q ± 8	2Q	2Q + 8	2Q ± 3		2Q + 7	ns
td(C1-C2)		Q ± 5	Q	Q + 5	Q ± 6		Q + 2	ns
tsu(S)		5		Q ± 5	4		Q ± 4	ns
th(S)		8			4			ns

ADVANCE INFORMATION

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

39

Image 39

Contents Description TMS320 SECOND-GENERATION Digital Signal ProcessorsSignals Definition PGA and PLCC/CER-QUAD PIN AssignmentsFunction PIN Introduction Wait States for Communication to Slower Off-Chip Key Features TMS32020Bit-Reversed Indexed-Addressing Mode for Memory SpaceType ArchitectureTMS320 Second-Generation Device Overview PackageSECOND-GENERATION Devices Functional block diagram TMS320C2xMemory control TimerScaling shifter 16 ⋅ 16-bit parallel multiplierMemory Maps TMS320 SECOND-GENERATION DevicesInterrupts and subroutines External interfaceMultiprocessing Repeat feature Instruction setAddressing modes Instruction Symbols Symbol DefinitionInstruction set summary TMS320C25 Instruction Set Summary ZAC SUBT²XOR XORK²LTP ² ApacLPH ² LTAData Memory Operations Mnemonic Description Words TMS320C25 Instruction Set Summary concluded TMS32020 Product Notification TMS32020Development support TMS320 Second-Generation Software and Hardware Support Software Tools Part NumberHardware Tools Part Number Documentation support Specification overviewRecommended operating conditions MIN NOM MAX UnitParameter Test Conditions MIN TYP§ MAX Unit Clock Characteristics and Timing Internal clock optionExternal clock option Test Load Circuit Parameter MIN TYP MAX Unit Memory and Peripheral Interface TimingRS, INT, BIO, and XF Timing Hold TimingHold Holda Serial Port Timing INT Clkin / Clkx / Clkr MP/MC IOHTMS320C25GBA Parameter Test Conditions MIN TYP MAX Unit Clkin External Clock OptionVOH Min TdC1L-AL Low after CLKOUT1 low Serial Port Timing IPP1 Eprom ProgrammingSee Notes 14 VPPINT0 INT2 VIH CLKIN, CLKX, ClkrMP/MC VIL CLKOUT1, CLKOUT2 Internal Clock Option External clock optionFcrystal TdC1-S From Clkout if Is present TsuIN Setup before CLKOUT1 high MIN TYP MAX Contrast Summary of Electrical SpecificationsClock characteristics and timing ParameterSerial port timing Memory and peripheral interface timingRS, INT, BIO, and XF timing Hold timingClock timing Timing DiagramsMemory read timing BR, PS, D SReady CLKOUT1 CLKOUT2 Strb Memory write timingMSC One wait-state memory access timingIack Reset timingInterrupt timing TMS320C25 Interrupt timing TMS32020Serial port transmit timing Serial port receive timingExternal flag timing BIO timingPC = N PC = N + Execute Hold timing part aHold HoldaHold timing part B CLKOUT1 CLKOUT2Holda Fetch Fetch Execute Or is D15-D0 TdHH-AH TMS320C25FNL Plcc reflow soldering precautions Typical Supply Current Characteristics for TMS320C25Mechanical Data Pin GB grid array ceramic package TMS32020, TMS320C25Parameter MAX Unit Advance Jedec NO. Outline Terminals MIN MAX Fast programming and verification Programming the TMS320E25 Eprom cellEPT VPP Pin Nomenclature TMS320E25VCC EPTErasure TMS320E25 Programming Mode LevelsSignal Program Read Output Name ² PIN Verify Inhibit DisableProgram verify Fast Programming FlowchartOutput disable ReadROM protection and verification VSS Clkin EPT VPP TMS320E25 Protect and Verify Eprom Mode LevelsEprom protect VIH VIL PGM VPP VCCRbit EpromVCC VIH VIL PGM VIH/VOH HI-Z VIL/VOL VPP EPT VSS VIH VIL VPP VCCTMS320 SECOND-GENERATION NIL Other Qualified Versions of TMS320C25 Packaging InformationImportant Notice