
TMS32020
ADVANCE INFORMATION
SPRS010B Ð MAY 1987 Ð REVISED NOVEMBER 1990
MEMORY AND PERIPHERAL INTERFACE TIMING
switching characteristics over recommended operating conditions (see Note 3)
|
|
|
|
|
|
|
|
|
|
|
|
|
| PARAMETER | MIN | TYP | MAX | UNIT | |||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
| from CLKOUT1 (if |
|
|
|
|
|
|
|
| is present) | Q ± 15 | Q | Q + 15 | ns | ||||||||||
| STRB |
| STRB |
|
| ||||||||||||||||||||||
CLKOUT2 to |
| (if |
|
|
|
|
|
| is present) | ± 15 | 0 | 15 | ns | ||||||||||||||
STRB | STRB |
| |||||||||||||||||||||||||
tsu(A) | Address setup hold time before |
|
|
|
| low (see Note 5) | Q ± 30 |
|
| ns | |||||||||||||||||
STRB |
|
| |||||||||||||||||||||||||
th(A) | Address hold time after |
|
|
|
|
|
| high (see Note 5) | Q ± 15 |
|
| ns | |||||||||||||||
STRB |
|
| |||||||||||||||||||||||||
tw(SL) |
|
|
|
| low pulse duration (no wait states, see Note 6) |
| 2Q |
| ns | ||||||||||||||||||
| STRB |
|
|
| |||||||||||||||||||||||
tw(SH) |
|
|
|
| high pulse duration (between consecutive cycles, see Note 6) |
| 2Q |
| ns | ||||||||||||||||||
STRB |
|
| |||||||||||||||||||||||||
tsu(D)W | Data write setup time before |
|
|
|
|
|
|
| high (no wait states) | 2Q ± 45 |
|
| ns | ||||||||||||||
STRB |
|
| |||||||||||||||||||||||||
th(D)W | Data write hold time from |
|
|
|
|
|
|
|
| high | Q ± 15 | Q |
| ns | |||||||||||||
STRB |
|
| |||||||||||||||||||||||||
ten(D) | Data bus starts being driven after |
|
|
| low (write cycle) | 0² |
|
| ns | ||||||||||||||||||
STRB |
|
| |||||||||||||||||||||||||
tdis(D) | Data bus |
|
|
|
|
|
|
| high (write cycle) |
| Q | Q + 30² | ns | ||||||||||||||
STRB |
| ||||||||||||||||||||||||||
td(MSC) |
|
| valid from CLKOUT1 | ± 25 | 0 | 25 | ns | ||||||||||||||||||||
| MSC |
²Value derived from characterization data and not tested. NOTES: 3. Q = 1/4tc(C).
5.
6.Delays between CLKOUT1/CLKOUT2 edges and STRB edges track each other, resulting in tw(SL) and tw(SH) being 2Q with no wait states.
timing requirements over recommended operating conditions (see Note 3)
|
|
|
|
|
|
|
|
|
|
|
|
|
| MIN NOM | MAX | UNIT |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
ta(A) | Read data access time from address time (read cycle, see Notes 5 and 7) |
| 3Q ± 70² | ns | ||||||||||||
tsu(D)R | Data read setup time before |
|
|
| high | 40 |
| ns | ||||||||
STRB |
| |||||||||||||||
th(D)R | Data read hold time from |
|
|
|
| high | 0 |
| ns | |||||||
STRB |
| |||||||||||||||
READY valid after |
|
|
|
| low (no wait states) |
| Q ± 40 | ns | ||||||||
STRB |
| |||||||||||||||
READY valid after CLKOUT2 high |
| Q ± 40 | ns | |||||||||||||
READY hold time after |
|
|
|
|
|
| low (no wait states) | Q ± 5 |
| ns | ||||||
STRB |
| |||||||||||||||
READY hold after CLKOUT2 high | Q ± 5 |
| ns | |||||||||||||
READY valid after |
|
|
|
| valid |
| 2Q ± 50 | ns | ||||||||
MSC |
| |||||||||||||||
READY hold time after |
|
|
|
|
| valid | 0 |
| ns | |||||||
MSC |
|
²Value derived from characterization data and not tested. NOTES: 3. Q = 1/4tc(C).
5.
7.Read data access time is defined as ta(A) = tsu(A) + tw(SL) ± tsu(D)R.
24 | POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001 |