TDM Interface Timing Diagrams, Pclk DTX

88F6281

Hardware Specifications

8.6.11.3TDM Interface Timing Diagrams

Figure 32: TDM Interface Output Delay AC Timing Diagram

PCLK

DTX

tDtD

Figure 33: TDM Interface Input Delay AC Timing Diagram

PCLK

DRX

tSU tHD

Doc. No. MV-S104859-U0 Rev. E		Copyright © 2008 Marvell
Page 110	Document Classification: Proprietary Information	December 2, 2008, Preliminary

Page 110

Image 110

Marvel Group 88F6281 specifications TDM Interface Timing Diagrams, Pclk DTX, Pclk DRX

Contents

Hardware Specifications 88F6281 Doc Status Preliminary Technical Publication 88F6281 Hardware SpecificationsDocument Conventions Document Status Integrated Controller Hardware Specifications88F6281 Features High-performance CPU core, running at up to Features Supports Ieee 802.1Qav draft Audio Video Bridging networks GbE Port 0 in Gmii mode or GbE Port Bit/4-bit SDmem, SDIO, and MMC cards Up to 50 MHz X16 TDM Table of Contents 130 Table of Contents129 132 List of Tables Clocking List of Tables Revision History 134 Hsbga 288-pin Package Dimensions 13188F6281 Part Order Options 132 Pin and Signal Descriptions List of Figures Inter-IC Sound I2S Test Circuit 107 Preface About this DocumentRelated Documentation Document Conventions Following conventions are used in this document Pin and Signal Descriptions Flash PowerPin Logic Misc PCI Express Interface Pin Prefix Codes Pin DescriptionsPin Functions and Assignments Table Key Term Definition MPP Twsi Uart 88F6281 Hardware Specifications Interface Pin Prefix CodesRTC SPI Sdio TDM PTP Pin Name Description Type Power Supply PinsPower Pin Assignments 88F6281 Hardware Specifications Power Pin Assignments Miscellaneous Pin Assignments Pin Name Power Description Type RailMiscellaneous Pin Assignment Mclkout Sstl Vddm DDR Sdram Interface Pin AssignmentsDDR Sdram Interface Pin Assignments Mcke Sstl Vddm Burstin Mpcal Mstartburst Sstl VddmMstart Sstl Vddm Mncal PCI Express Interface Pin Assignments PCI Express Interface Pin Assignments Sata Port Interface Pin Assignment Pin Name Power Rail Description TypeSata Interface Pin Assignments Gigabit Ethernet Port0/1 Interface Pin Assignments Pin Name Type Power Rail DescriptionGigabit Ethernet Port Interface Pin Assignments Cmos Vddgeb Gerxctl Cmos VddgeaGerxclk Cmos Vddgea MII/MMII Collision Detect Gmii Receive ErrorMPP2724 To any clock MII/MMII Receive Error MII/MMII Transmit ErrorGmii Transmit Error MPP32/GE112 Gemdc Cmos Vddgea Serial Management Interface SMI Interface Pin AssignmentsSerial Management Interface SMI Pin Assignments Gemdio Cmos Vddgea USB 2.0 Data Differential Pair USB 2.0 Interface Pin AssignmentsUSB 2.0 Interface Pin Assignments Jtag Interface Pin Assignment Jtag Pin Assignment Rtcxin Real Time Clock RTC Interface Pin AssignmentsRTC Interface Pin Assignments Rtcxout Nfcle Cmos Vddo Nand Flash Interface Pin AssignmentNand Flash Interface Pin Assignment Nfale Cmos Vddo MPP Interface Pin Assignment MPP Interface Pin Assignment Twsda Cmos Vddo Two-Wire Serial Interface Twsi InterfaceTwo-Wire Serial Interface Twsi Interface Pin Assignment Twsck Cmos Vddo Uart Interface Uart Port 0/1 Interface Pin Assignment Multiplexing option Audio S/PDIF / I2S Interface Signal AssignmentAudio S/PDIF / I2S Interface Fs is the audio sample rate Serial Peripheral Interface SPI Interface Serial Peripheral Interface SPI Interface Signal AssignmentPin Name Pin Type Power Rail Description SPICSn Sdcmd Cmos Vddo Secure Digital Input/Output Sdio InterfaceSdclk Cmos Vddo Time Division Multiplexing TDM Interface Signal Assignment Time Division Multiplexing TDM Interface Tdmspimosi Cmos Vddo Tdmspimiso Cmos Vddo Transport Stream TS Interface Signal Assignment Transport Stream TS Interface TSMP9 Cmos Vddo TSMP7 Cmos VddoTSMP8 Cmos Vddo Cmos Vddo TS0DATA6 Vddgeb Ptpclk Cmos Vddo Precise Timing Protocol PTP Interface Signal AssignmentPrecise Timing Protocol PTP Interface Ptpeventreq Cmos Vddo Pin Name Pin Number Pull up/Pull down Internal Pull-up and Pull-down PinsInternal Pull-up and Pull-down Pins Unused Interface Strapping Unused Interface StrappingUnused Interface Strapping 88F6281 Pin Map and Pin List 88F6281 pin list is provided as an Excel file attachment Pin Multiplexing Multi-Purpose Pins Functional SummaryPin Multiplexing Gpio MPP FunctionalityMPP190 MPP3520 MPP4936 Sata LEDs Audio Nand flash GbE MPP Function Summary Sysrsto Spimosi MPP Function Summary TSMP0 Tdmspi Auspdifi Configuration, on Gigabit Ethernet GbE Pins Multiplexing on MPP Ethernet Ports Pins Multiplexing MPP34 MII1TXEN out GE114 MPP35 MII1RXERR GE115 Tsmp TS Multiplexing Pins on MPP TS Port Pin Multiplexing Lists the clocks in the 88F6281 Clocking88F6281Clocks Clock Type Description Sata PHY PLL Clocking 88F6281ClocksSupported Clock Combinations Ptpclk 88F6192, and 88F6281 Functional Specifications Spread Spectrum Clock Generator Sscg Power-Up Sequence Requirements System Power Up/Down and Reset SettingsPower-Up/Down Sequence Requirements System Power Up/Down and Reset Settings 88F6281 Hardware ResetPower-Down Sequence Requirements May reset all settings to the factory default values Reset Out SignalPower On Reset POR SYSRSTn Duration Counter Pins Sample Configuration PCI Express ResetSheeva CPU TAP Controller Reset PCI Express Root Complex Reset Than the third Tclk cycle after SYSRSTn de-assertion Reset ConfigurationPin Configuration Function 0x4 = MPP33 Cpuclk to DDR CLK Ratio0x0-0x3 = Reserved = Disable Sscg Disable= Enable PCI Express Clock 100 MHz Differential Clock Configuration Serial ROM Initialization 88F6281 Hardware Specifications Reset ConfigurationPin Configuration Function MPP18 Reserved Serial ROM Data Structure Boot Sequence Serial ROM Initialization Operation 88F6281 Hardware Specifications Instruction Register Jtag InterfaceTAP Controller Jtag Interface ID Register Bypass RegisterJtag Scan Chain Idcode Register Map Absolute Maximum Ratings Electrical Specifications PreliminaryElectrical Specifications Preliminary Absolute Maximum Ratings 125 Storage temperature 88F6281 Hardware Specifications Absolute Maximum Ratings125 Case temperature RTC interface Parameter Min Typ Max Units Comments Recommended Operating ConditionsRecommended Operating Conditions MPP, TWSI, JTAG, SDIO, I 2S, SPI 105 Junction Temperature Analog supply for RTC in BatteryBack-up mode Internal clock inverter for crystal Thermal Power Dissipation Thermal Power Dissipation Current Consumption Interface Symbol Test Conditions Max UnitsCurrent Consumption CPU @ 1000 MHz Electrical Specifications DC Electrical SpecificationsGeneral 3.3V Cmos DC Electrical Specifications General 3.3V Interface Cmos DC Electrical Specifications VIH Rgmii 1.8V Interface Cmos DC Electrical Specifications35*VDDIO Input high level 65*VDDIO RTT Sdram DDR2 Interface DC Electrical SpecificationsSdram DDR2 Interface DC Electrical Specifications Following table, Vddio means the Vddo power rail Twsi Interface 3.3V DC Electrical SpecificationsSPI Interface 3.3V DC Electrical Specifications Following table Vddio means the Vddo power rail TDM Interface 3.3V DC Electrical Specifications Reference Clock AC Timing Specifications AC Electrical SpecificationsReference Clock AC Timing Specifications Twsi Master Mode Reference Clock Description Symbol Min Max Units Tdmspi Output ClockSMI Master Mode Reference Clock Tclk Sdram DDR2 Interface AC Timing Table MHz @ Description Symbol Min MaxSdram DDR2 Interface AC Timing Sdram DDR2 Interface AC Timing Table MHz @ Description Symbol Min Max Units Sdram DDR2 Interface Address Timing Table Description Symbol Min Max Units Sdram DDR2 Clock SpecificationsSdram DDR2 Clock Specifications VTT Sdram DDR2 Interface AC Timing DiagramsSdram DDR2 Interface Test Circuit CLK DQSn TDSI tDHI AddressControl Rgmii 10/100/1000 AC Timing Table at Reduced Gigabit Media Independent Interface Rgmii AC TimingRgmii AC Timing Table Rgmii 10/100 AC Timing Table at Rgmii AC Timing Diagram Rgmii Test Circuit Gmii AC Timing Table 125 MHz Description Symbol Min MaxGigabit Media Independent Interface Gmii AC Timing Gmii Test Circuit VILmax Gmii AC Timing DiagramsTSETUP Hold TLOW THIGH 5.3 MII/MMII MAC Mode AC Timing Diagrams 5.1 MII/MMII MAC Mode AC Timing Table5.2 MII/MMII MAC Mode Test Circuit MII/MMII MAC Mode AC Timing Table MII/MMII MAC Mode Input AC Timing Diagram SMI Master Mode AC Timing Table SMI Master Mode AC Timing TableSMI Master Mode Test Circuit Serial Management Interface SMI AC Timing SMI Master Mode AC Timing Diagrams MDC Jtag Interface AC Timing Table 30 MHz Description Symbol Min Max UnitsJtag Interface AC Timing Jtag Interface Test Circuit Jtag Interface AC Timing Diagrams Jtag Interface Output Delay AC Timing Diagram Twsi AC Timing Table Two-Wire Serial Interface Twsi AC Timing100 kHz Description Symbol Twsi Master AC Timing Table Twsi AC Timing Diagrams Twsi Test Circuit Pdif AC Timing Table Sony/Philips Digital Interconnect Format S/PDIF AC Timing9.1 S/PDIF AC Timing Table 9.2 S/PDIF Test Circuit Pdif Test Circuit Inter-IC Sound I2S Test Circuit Inter-IC Sound Interface I2S AC TimingInter-IC Sound I2S AC Timing Table Inter-IC Sound I2S AC Timing Table Inter-IC Sound I2S AC Timing Diagrams Inter-IC Sound I2S Output Delay AC Timing Diagram TDM Interface AC Timing Table 192 MHz Description Symbol Min Max UnitsTime Division Multiplexing TDM Interface AC Timing TDM Interface Test Circuit Pclk DRX TDM Interface Timing DiagramsPclk DTX SPI Master Mode AC Timing Table SPI Master Mode AC Timing TableSPI Master Mode Test Circuit Description Symbol Min Max Sclk SPI Master Mode Timing DiagramsTCH tCL Data Out TDOVmin TDOVmax TCSB TCSA Secure Digital Input/Output Sdio AC Timing Table Sdio Host in High Speed Mode AC Timing TableSecure Digital Input/Output Sdio Interface AC Timing Secure Digital Input/Output Sdio Test Circuit Secure Digital Input/Output Sdio AC Timing Diagrams Sdio Host in High Speed Mode Output AC Timing Diagram Transport Stream Output Interface AC Timing Table Transport Stream TS Interface AC TimingTransport Stream Interface AC Timing Table Transport Stream Input Interface AC Timing Table Transport Stream Interface Timing Diagrams Transport Stream Interface Test Circuit Transport Stream Input Interface AC Timing Diagram Clock frequency FCK 100.0 Differential Interface Electrical CharacteristicsDifferential Interface Reference Clock Characteristics Fmod 33.0 Symbol Min Max UnitsPCI Express Interface Spread Spectrum Requirements PCI Express Interface Driver and Receiver Characteristics PCI Express Interface Electrical CharacteristicsPCI Express Interface Driver and Receiver Characteristics PCI Express Interface Test Circuit PCI Express Interface Test Circuit Sata Interface Electrical Characteristics DJ5 RlodTJ5 Rlid 275.0 750.0 Differential return loss 150 MHz-300 MHz Differential return loss 600 MHz-2.4 GHzDifferential return loss 3.0 GHz-5.0 GHz 18.0 Differential return loss 300 MHz-600 MHz USB Low Speed Driver and Receiver Characteristics USB Electrical CharacteristicsUSB Driver and Receiver Characteristics Low Speed Description Sym bol Min Max Units Full Speed Description Min Max USB Interface Driver Waveforms USB High Speed Driver and Receiver CharacteristicsHigh Speed Description Symbol Min Max High Speed TX Eye Diagram Pattern Template Thermal Data Preliminary Symbol Definition Airflow Value C/W 0m/s 1m/s 2m/sThermal Data Preliminary Hsbga 288-pin Package and Dimensions Package Package Package Hsbga 288-pin Package DimensionsSymbol Common Dimension Millimeters Hsbga 88F6281 -xx-BIA2Cxxx-xxxx Part Order Numbering/Package MarkingPart Order Numbering 88F6281 Part Order Options Package Marking Part Order Numbering/Package Marking Revision History Revision Date Comments , Power Pin Assignments, on Revision History Revised , Reference Clock AC Timing Specifications, on January 28 Initial release , Current Consumption, on page 80 added the following This page is Intentionally Left Blank Page Marvell. Moving Forward Faster