Hardware Specifications
88F6281
Document Conventions Document Status
88F6281 Hardware Specifications
Doc Status Preliminary Technical Publication
88F6281
Hardware Specifications
Integrated Controller
Features
High-performance CPU core, running at up to
Features
Supports Ieee 802.1Qav draft Audio Video Bridging networks
GbE Port 0 in Gmii mode or GbE Port
Bit/4-bit SDmem, SDIO, and MMC cards Up to 50 MHz
X16
TDM
Table of Contents
Table of Contents
129
130
132
List of Tables
Clocking
List of Tables
88F6281 Part Order Options 132
Hsbga 288-pin Package Dimensions 131
Revision History 134
Pin and Signal Descriptions
List of Figures
Inter-IC Sound I2S Test Circuit 107
Related Documentation
About this Document
Preface
Document Conventions
Following conventions are used in this document
Pin and Signal Descriptions
Power
Pin Logic
Flash
Misc PCI Express
Pin Descriptions
Pin Functions and Assignments Table Key
Interface Pin Prefix Codes
Term Definition
88F6281 Hardware Specifications Interface Pin Prefix Codes
RTC
MPP Twsi Uart
SPI Sdio TDM PTP
Power Pin Assignments
Power Supply Pins
Pin Name Description Type
88F6281 Hardware Specifications Power Pin Assignments
Miscellaneous Pin Assignment
Pin Name Power Description Type Rail
Miscellaneous Pin Assignments
DDR Sdram Interface Pin Assignments
DDR Sdram Interface Pin Assignments
Mclkout Sstl Vddm
Mcke Sstl Vddm
Mstartburst Sstl Vddm
Mstart Sstl Vddm
Burstin Mpcal
Mncal
PCI Express Interface Pin Assignments
PCI Express Interface Pin Assignments
Sata Interface Pin Assignments
Pin Name Power Rail Description Type
Sata Port Interface Pin Assignment
Gigabit Ethernet Port Interface Pin Assignments
Pin Name Type Power Rail Description
Gigabit Ethernet Port0/1 Interface Pin Assignments
Gerxclk Cmos Vddgea
Gerxctl Cmos Vddgea
Cmos Vddgeb
Gmii Receive Error
MPP2724
MII/MMII Collision Detect
To any clock
MII/MMII Transmit Error
Gmii Transmit Error
MII/MMII Receive Error
MPP32/GE112
Serial Management Interface SMI Interface Pin Assignments
Serial Management Interface SMI Pin Assignments
Gemdc Cmos Vddgea
Gemdio Cmos Vddgea
USB 2.0 Interface Pin Assignments
USB 2.0 Interface Pin Assignments
USB 2.0 Data Differential Pair
Jtag Interface Pin Assignment
Jtag Pin Assignment
Real Time Clock RTC Interface Pin Assignments
RTC Interface Pin Assignments
Rtcxin
Rtcxout
Nand Flash Interface Pin Assignment
Nand Flash Interface Pin Assignment
Nfcle Cmos Vddo
Nfale Cmos Vddo
MPP Interface Pin Assignment
MPP Interface Pin Assignment
Two-Wire Serial Interface Twsi Interface
Two-Wire Serial Interface Twsi Interface Pin Assignment
Twsda Cmos Vddo
Twsck Cmos Vddo
Uart Interface
Uart Port 0/1 Interface Pin Assignment
Audio S/PDIF / I2S Interface Signal Assignment
Audio S/PDIF / I2S Interface
Multiplexing option
Fs is the audio sample rate
Serial Peripheral Interface SPI Interface Signal Assignment
Pin Name Pin Type Power Rail Description
Serial Peripheral Interface SPI Interface
SPICSn
Sdclk Cmos Vddo
Secure Digital Input/Output Sdio Interface
Sdcmd Cmos Vddo
Time Division Multiplexing TDM Interface Signal Assignment
Time Division Multiplexing TDM Interface
Tdmspimosi Cmos Vddo
Tdmspimiso Cmos Vddo
Transport Stream TS Interface Signal Assignment
Transport Stream TS Interface
TSMP7 Cmos Vddo
TSMP8 Cmos Vddo
TSMP9 Cmos Vddo
Cmos Vddo TS0DATA6 Vddgeb
Precise Timing Protocol PTP Interface Signal Assignment
Precise Timing Protocol PTP Interface
Ptpclk Cmos Vddo
Ptpeventreq Cmos Vddo
Internal Pull-up and Pull-down Pins
Internal Pull-up and Pull-down Pins
Pin Name Pin Number Pull up/Pull down
Unused Interface Strapping
Unused Interface Strapping
Unused Interface Strapping
88F6281 Pin Map and Pin List
88F6281 pin list is provided as an Excel file attachment
Pin Multiplexing
Multi-Purpose Pins Functional Summary
Pin Multiplexing
MPP Functionality
MPP190 MPP3520 MPP4936
Gpio
Sata LEDs Audio Nand flash GbE
MPP Function Summary
Sysrsto Spimosi
MPP Function Summary
TSMP0 Tdmspi Auspdifi
Configuration, on
Gigabit Ethernet GbE Pins Multiplexing on MPP
Ethernet Ports Pins Multiplexing
MPP34 MII1TXEN out GE114 MPP35 MII1RXERR GE115
Tsmp TS Multiplexing Pins on MPP
TS Port Pin Multiplexing
Clocking
88F6281Clocks
Lists the clocks in the 88F6281
Clock Type Description
Clocking 88F6281Clocks
Supported Clock Combinations
Sata PHY PLL
Ptpclk
88F6192, and 88F6281 Functional Specifications
Spread Spectrum Clock Generator Sscg
System Power Up/Down and Reset Settings
Power-Up/Down Sequence Requirements
Power-Up Sequence Requirements
System Power Up/Down and Reset Settings
Power-Down Sequence Requirements
Hardware Reset
88F6281
Reset Out Signal
Power On Reset POR
May reset all settings to the factory default values
SYSRSTn Duration Counter
PCI Express Reset
Sheeva CPU TAP Controller Reset
Pins Sample Configuration
PCI Express Root Complex Reset
Pin Configuration Function
Reset Configuration
Than the third Tclk cycle after SYSRSTn de-assertion
0x0-0x3 = Reserved
MPP33 Cpuclk to DDR CLK Ratio
0x4 =
Sscg Disable
= Enable
= Disable
PCI Express Clock 100 MHz Differential Clock Configuration
88F6281 Hardware Specifications Reset Configuration
Pin Configuration Function MPP18 Reserved
Serial ROM Initialization
Serial ROM Data Structure
Boot Sequence
Serial ROM Initialization Operation
88F6281 Hardware Specifications
Jtag Interface
TAP Controller
Instruction Register
Jtag Interface
Bypass Register
Jtag Scan Chain
ID Register
Idcode Register Map
Electrical Specifications Preliminary
Electrical Specifications Preliminary
Absolute Maximum Ratings
Absolute Maximum Ratings
88F6281 Hardware Specifications Absolute Maximum Ratings
125 Case temperature
125 Storage temperature
RTC interface
Recommended Operating Conditions
Recommended Operating Conditions
Parameter Min Typ Max Units Comments
MPP, TWSI, JTAG, SDIO, I 2S, SPI
Analog supply for RTC in Battery
Back-up mode
105 Junction Temperature
Internal clock inverter for crystal
Thermal Power Dissipation
Thermal Power Dissipation
Interface Symbol Test Conditions Max Units
Current Consumption
Current Consumption
CPU @ 1000 MHz
DC Electrical Specifications
General 3.3V Cmos DC Electrical Specifications
Electrical Specifications
General 3.3V Interface Cmos DC Electrical Specifications
Rgmii 1.8V Interface Cmos DC Electrical Specifications
35*VDDIO Input high level
VIH
65*VDDIO
Sdram DDR2 Interface DC Electrical Specifications
Sdram DDR2 Interface DC Electrical Specifications
RTT
Twsi Interface 3.3V DC Electrical Specifications
SPI Interface 3.3V DC Electrical Specifications
Following table, Vddio means the Vddo power rail
Following table Vddio means the Vddo power rail
TDM Interface 3.3V DC Electrical Specifications
Reference Clock AC Timing Specifications
AC Electrical Specifications
Reference Clock AC Timing Specifications
Description Symbol Min Max Units Tdmspi Output Clock
SMI Master Mode Reference Clock
Twsi Master Mode Reference Clock
Tclk
MHz @ Description Symbol Min Max
Sdram DDR2 Interface AC Timing
Sdram DDR2 Interface AC Timing Table
Sdram DDR2 Interface AC Timing Table
MHz @ Description Symbol Min Max Units
Sdram DDR2 Interface Address Timing Table
Sdram DDR2 Clock Specifications
Sdram DDR2 Clock Specifications
Description Symbol Min Max Units
Sdram DDR2 Interface AC Timing Diagrams
Sdram DDR2 Interface Test Circuit
VTT
CLK
Control
Address
DQSn TDSI tDHI
Reduced Gigabit Media Independent Interface Rgmii AC Timing
Rgmii AC Timing Table
Rgmii 10/100/1000 AC Timing Table at
Rgmii 10/100 AC Timing Table at
Rgmii AC Timing Diagram
Rgmii Test Circuit
125 MHz Description Symbol Min Max
Gigabit Media Independent Interface Gmii AC Timing
Gmii AC Timing Table
Gmii Test Circuit
Gmii AC Timing Diagrams
TSETUP Hold
VILmax
TLOW THIGH
5.1 MII/MMII MAC Mode AC Timing Table
5.2 MII/MMII MAC Mode Test Circuit
5.3 MII/MMII MAC Mode AC Timing Diagrams
MII/MMII MAC Mode AC Timing Table
MII/MMII MAC Mode Input AC Timing Diagram
SMI Master Mode AC Timing Table
SMI Master Mode Test Circuit
SMI Master Mode AC Timing Table
Serial Management Interface SMI AC Timing
SMI Master Mode AC Timing Diagrams
MDC
30 MHz Description Symbol Min Max Units
Jtag Interface AC Timing
Jtag Interface AC Timing Table
Jtag Interface Test Circuit
Jtag Interface AC Timing Diagrams
Jtag Interface Output Delay AC Timing Diagram
Two-Wire Serial Interface Twsi AC Timing
100 kHz Description Symbol
Twsi AC Timing Table
Twsi Master AC Timing Table
Twsi AC Timing Diagrams
Twsi Test Circuit
9.1 S/PDIF AC Timing Table
Sony/Philips Digital Interconnect Format S/PDIF AC Timing
Pdif AC Timing Table
9.2 S/PDIF Test Circuit
Pdif Test Circuit
Inter-IC Sound Interface I2S AC Timing
Inter-IC Sound I2S AC Timing Table
Inter-IC Sound I2S Test Circuit
Inter-IC Sound I2S AC Timing Table
Inter-IC Sound I2S AC Timing Diagrams
Inter-IC Sound I2S Output Delay AC Timing Diagram
192 MHz Description Symbol Min Max Units
Time Division Multiplexing TDM Interface AC Timing
TDM Interface AC Timing Table
TDM Interface Test Circuit
Pclk DTX
TDM Interface Timing Diagrams
Pclk DRX
SPI Master Mode AC Timing Table
SPI Master Mode Test Circuit
SPI Master Mode AC Timing Table
Description Symbol Min Max
SPI Master Mode Timing Diagrams
TCH tCL
Sclk
Data Out TDOVmin TDOVmax TCSB TCSA
Sdio Host in High Speed Mode AC Timing Table
Secure Digital Input/Output Sdio Interface AC Timing
Secure Digital Input/Output Sdio AC Timing Table
Secure Digital Input/Output Sdio Test Circuit
Secure Digital Input/Output Sdio AC Timing Diagrams
Sdio Host in High Speed Mode Output AC Timing Diagram
Transport Stream TS Interface AC Timing
Transport Stream Interface AC Timing Table
Transport Stream Output Interface AC Timing Table
Transport Stream Input Interface AC Timing Table
Transport Stream Interface Timing Diagrams
Transport Stream Interface Test Circuit
Transport Stream Input Interface AC Timing Diagram
Differential Interface Reference Clock Characteristics
Differential Interface Electrical Characteristics
Clock frequency FCK 100.0
PCI Express Interface Spread Spectrum Requirements
Symbol Min Max Units
Fmod 33.0
PCI Express Interface Driver and Receiver Characteristics
PCI Express Interface Electrical Characteristics
PCI Express Interface Driver and Receiver Characteristics
PCI Express Interface Test Circuit
PCI Express Interface Test Circuit
Sata Interface Electrical Characteristics
Rlod
TJ5
DJ5
Rlid
Differential return loss 600 MHz-2.4 GHz
Differential return loss 3.0 GHz-5.0 GHz
275.0 750.0 Differential return loss 150 MHz-300 MHz
18.0 Differential return loss 300 MHz-600 MHz
USB Electrical Characteristics
USB Driver and Receiver Characteristics
USB Low Speed Driver and Receiver Characteristics
Low Speed Description Sym bol Min Max Units
Full Speed Description
Min Max
High Speed Description Symbol Min Max
USB High Speed Driver and Receiver Characteristics
USB Interface Driver Waveforms
High Speed TX Eye Diagram Pattern Template
Thermal Data Preliminary
Symbol Definition Airflow Value C/W 0m/s 1m/s 2m/s
Thermal Data Preliminary
Hsbga 288-pin Package and Dimensions
Package
Package Hsbga 288-pin Package Dimensions
Symbol Common Dimension Millimeters
Package
Hsbga
Part Order Numbering/Package Marking
Part Order Numbering
88F6281 -xx-BIA2Cxxx-xxxx
88F6281 Part Order Options
Package Marking
Part Order Numbering/Package Marking
Revision History
Revision Date Comments
, Power Pin Assignments, on
Revision History
Revised , Reference Clock AC Timing Specifications, on
January 28 Initial release
, Current Consumption, on page 80 added the following
This page is Intentionally Left Blank
Page
Marvell. Moving Forward Faster