88F6281

Hardware Specifications

1.2.6Gigabit Ethernet Port Interface Pin Assignments

For additional information about the Gigabit Ethernet port pin functions refer to Section 4.2, Gigabit Ethernet (GbE) Pins Multiplexing on MPP, on page 57.

Table 8: Gigabit Ethernet Port0/1 Interface Pin Assignments

Pin Name

I/O

Pin

Type

Power Rail

Description

Port0—Dedicated GbE Pins

GE_TXCLKOUT

t/s

CMOS

VDD_GE_A

RGMII Transmit Clock

 

O

 

 

RGMII transmit reference output clock for GE_TXD[3:0] and

 

 

 

 

GE_TXCTL.

 

 

 

 

Provides 125 MHz, 25 MHz or 2.5 MHz clock.

 

 

 

 

Not used in MII/MMII mode.

 

 

 

 

 

 

I

 

 

MII/MMII Transmit Clock

 

 

 

 

MII/MMII transmit reference clock from PHY.

 

 

 

 

Provides the timing reference for the transmission of the MII

 

 

 

 

transmit clock, transmit enable, and GE_TXD[3:0] signals. This

 

 

 

 

clock operates at 2.5 MHz or 25 MHz.

 

 

 

 

 

 

t/s

 

 

GMII Transmit Clock

 

O

 

 

Provides the timing reference for the transfer of the transmit

 

 

 

 

enable, transmit error and transmit data signals. This clock

 

 

 

 

operates at 125 MHz.

 

 

 

 

 

GE_TXD[3:0]

t/s

CMOS

VDD_GE_A

RGMII Transmit Data

 

O

 

 

Contains the transmit data nibble outputs that run at double data

 

 

 

 

rate with bits [3:0] driven on the rising edge of GE_TXCLKOUT

 

 

 

 

and bits [7:4] driven on the falling edge.

 

 

 

 

 

 

 

 

 

MII/MMII Transmit Data

 

 

 

 

Contains the transmit data nibble outputs that are synchronous

 

 

 

 

to the transmit clock input.

 

 

 

 

 

 

 

 

 

GMII Transmit Data

 

 

 

 

Contains the transmit data nibble outputs.

 

 

 

 

 

GE_TXCTL

t/s

CMOS

VDD_GE_A

RGMII Transmit Control

 

O

 

 

Transmit control synchronous to the GE_TXCLKOUT output

 

 

 

 

rising/falling edge.

 

 

 

 

GE_TXEN is driven on the rising edge of GE_TXCLKOUT.

 

 

 

 

A logical derivative of transmit enable and transmit error is driven

 

 

 

 

on the falling edge of GE_TXCLKOUT.

 

 

 

 

 

 

 

 

 

MII/MMII Transmit Enable

 

 

 

 

Indicates that the packet is being transmitted to the PHY. It Is

 

 

 

 

synchronous to transmit clock.

 

 

 

 

 

 

 

 

 

GMII Transmit Enable

 

 

 

 

Indicates that the packet is being transmitted to the PHY.

 

 

 

 

It Is synchronous to GE_TXCLKOUT.

 

 

 

 

 

Doc. No. MV-S104859-U0 Rev. E

 

Copyright © 2008 Marvell

Page 28

Document Classification: Proprietary Information

December 2, 2008, Preliminary

Page 28
Image 28
Marvel Group 88F6281 Gigabit Ethernet Port Interface Pin Assignments, Gigabit Ethernet Port0/1 Interface Pin Assignments