Marvel Group 88F6281 specifications Secure Digital Input/Output Sdio AC Timing Diagrams

Models: 88F6281

1 140
Download 140 pages 58.14 Kb
Page 114
Image 114

88F6281

Hardware Specifications

8.6.13.3Secure Digital Input/Output (SDIO) AC Timing Diagrams

Figure 38: SDIO Host in High Speed Mode Output AC Timing Diagram

tWL tWH

VIH(min)

CLK VDDIO/2

VIL(max)

 

VIH(min)

DAT,

VIL(max)

CMD

 

tDOVB

tDOVA

Figure 39: SDIO Host in High Speed Mode Input AC Timing Diagram

tWL tWH

VIH(min)

CLK VDDIO/2

VIL(max)

 

VIH(min)

DAT,

VIL(max)

CMD

 

 

tISU

 

tIHD

Doc. No. MV-S104859-U0 Rev. E

 

Copyright © 2008 Marvell

Page 114

Document Classification: Proprietary Information

December 2, 2008, Preliminary

Page 114
Image 114
Marvel Group 88F6281 specifications Secure Digital Input/Output Sdio AC Timing Diagrams