
Memory Maps
For detailed processor memory maps, including suggested CHRP- and
Processor Module Programmer’s Reference Guide .
PCI Local Bus Memory Map |
|
The PCI memory map is controlled by the MPU/PCI bus bridge controller | 4 |
portion of the Hawk ASIC and by the Universe PCI/VME bus bridge |
|
ASIC. The Hawk and Universe devices adjust system mapping to suit a |
|
given application via programmable map decoder registers. |
|
No default PCI memory map exists. Resetting the system turns the PCI map decoders off, and they must be reprogrammed in software for the intended application.
For detailed PCI memory maps, including suggested CHRP- and PREP- compatible memory maps, refer to the
VMEbus Memory Map
The VMEbus is programmable. Like other parts of the MVME240x memory map, the mapping of local resources as viewed by VMEbus masters varies among applications.
The Universe PCI/VME bus bridge ASIC includes a
Recommendations for VMEbus mapping, including suggested CHRP- and
http://www.mcg.mot.com/literature |