User DIP switch | Xilinx UG518 instruction

Chapter 1: SP601 Evaluation Board

Table 1-17: User LEDs (Cont’d)

	Reference	Signal Name	Color	Label	FPGA Pin
	Designator	Signal Name	Color	Label	FPGA Pin
	Designator

	DS13	GPIO_LED_2	Green		C4

	DS14	GPIO_LED_3	Green		A4

User DIP switch

The SP601 includes an active high four pole DIP switch, as described in Figure 1-24and Table 1-18.

VCC2V5

GPIO_SWITCH_0							1	8
GPIO_SWITCH_1							2	7
GPIO_SWITCH_2							3	6
GPIO_SWITCH_3							4	5
								SW8
								SDMX-4-X
1	R22	1	R21	1	R20	1	R19
	4.7K		4.7K		4.7K		4.7K
2	5%	2	5%	2	5%	2	5%
2	1/16W	2	1/16W	2	1/16W	2	1/16W

UG518_24_070809

Figure 1-24:User DIP Switch

Table 1-18:User DIP Switch Connections

FPGA U1 Pin	Schematic Netname	SW8 Pin Number

D14	GPIO_SWITCH_0	1

E12	GPIO_SWITCH_1	2

F12	GPIO_SWITCH_2	3

V13	GPIO_SWITCH_3	4

36	www.xilinx.com	SP601 Hardware User Guide
		UG518 (v1.1) August 19, 2009

Image 36

Xilinx UG518 manual User DIP switch, Reference Signal Name Color Label Fpga Pin Designator

Contents

SP601 Hardware User Guide UG518 v1.1 August 19, 2009 optional SP601 Hardware User Guide Revision History Date Version Revision SP601 Hardware User Guide Table of Contents UG518 v1.1 August 19 Guide Contents About This GuideAdditional Resources Conventions Online Document Preface About This GuideMeaning or Use Example SP601 Evaluation Board OverviewAdditional Information Features SP601 Evaluation Board Block Diagram Related Xilinx DocumentsRelated Xilinx Documents SP601 Features FeatureDetailed Description SP601 Features Cont’d Number Spartan-6 XC6SLX16-2CSG324 FpgaDetailed Description 2I/O Voltage Rail of Fpga Banks MB DDR2 Component Memory Schematic Netname Memory U2 5DDR2 Component Memory ConnectionsName 3UCF Location Constraints for DDR2 Sdram Address Inputs 4UCF Location Constraints for DDR2 Sdram Data I/O Pins SPI x4 Flash 6J12 SPI Flash Programming Header Schematic Netname Pin # Linear Flash BPI 8UCF Location Constraints for BPI Flash Connections FLASHA6 10UCF Location Constraints for BPI Flash Connections 8PHY Configuration Pins Schematic Netname U3 M88E111 Pin10/100/1000 Tri-Speed Ethernet PHY Bit2 Bit1 Bit0 Schematic Netname U3 M88E111 SP601 Evaluation Board 9PHY Connections Cont’d USB-to-UART Bridge CP2103GM Connections IIC Bus 13IIC Bus Topology Clock Generation 14UCF Location Constraints for IIC Connections Vita 57.1 FMC-LPC Connector 16UCF Location Constraints for Oscillator Socket Connections 13 LPC Pinout 13 LPC Pinout Cont’d 18UCF Location Constraints for Vita 57.1 FMC-LPC Connections Reference Signal Name Color Label Description Status LEDs Suspend Mode I/O Fpga Awake LED and Suspend Jumper Fpga Init and Done LEDs Controlled LED Reference Signal Name Color Label Fpga Pin User I/O User DIP switch Reference Signal Name Color Label Fpga Pin Designator User Pushbutton Switches Gpio Male Pin Header 27UCF Location Constraints for User and General-Purpose I/O Power Management Fpgaprogb Pushbutton SwitchAC Adapter and 5V Input Power Jack/Switch Onboard Power Supplies Power Management 22Estimated Current Draw Rail Estimated Current a Configuration Options Jtag Configuration Configuration Options 32VITA 57.1 FMC Jtag Bypass Jumper SP601 Evaluation Board References Appendix a References Default Jumper and Switch Settings Table B-1Default Jumper and Switch SettingsType/Function Default Appendix B Default Jumper and Switch Settings Vita 57.1 FMC Connections Table C-1VITA 57.1 FMC LPC ConnectionsLPC Pin FMCLA08N SP601 Master UCF Appendix D SP601 Master UCF SP601 Hardware User Guide NET Fpgacmpmosi NET Smaclkn