Analog Devices ADuC812 manual DAC AC Characteristics, Reference INPUT/OUTPUT, Digital Inputs

Page 4

ADuC812–SPECIFICATIONS1, 2		(continued)
	ADuC812BS
Parameter	VDD = 5 V	VDD = 3 V	Unit	Test Conditions/Comments
DAC AC CHARACTERISTICS			∝s typ
Voltage Output Settling Time	15	15	∝s typ	Full-Scale Settling Time to
				Within 1/2 LSB of Final Value
Digital-to-Analog Glitch Energy	10	10	nV sec typ	1 LSB Change at Major Carry

REFERENCE INPUT/OUTPUT
REFIN Input Voltage Range9	2.3/VDD	2.3/VDD	V min/max
Input Impedance	150	150	kΩ typ
REFOUT Output Voltage	2.5 ± 2.5%		V min/max	Initial Tolerance @ 25°C
	2.5	2.5	V typ
REFOUT Tempco	100	100	ppm/°C typ
FLASH/EE MEMORY PERFORMANCE
CHARACTERISTICS12, 13
Endurance	10,000		Cycles min
	50,000	50,000	Cycles typ
Data Retention	10		Years min

WATCHDOG TIMER
CHARACTERISTICS
Oscillator Frequency	64	64	kHz typ

POWER SUPPLY MONITOR
CHARACTERISTICS	± 2.5
Power Supply Trip Point Accuracy	± 2.5		% of Selected
			Nominal Trip
			Point Voltage
	± 1.0	± 1.0	max
	± 1.0	± 1.0	% of Selected
			Nominal Trip
			Point Voltage
			typ

DIGITAL INPUTS
Input High Voltage (VINH)	2.4		V min
XTAL1 Input High Voltage (VINH) Only	4		V min
Input Low Voltage (VINL)	0.8		V max
Input Leakage Current (Port 0, EA)	± 10		∝A max	VIN = 0 V or VDD
Logic 1 Input Current	± 1	± 1	∝A typ	VIN = 0 V or VDD
Logic 1 Input Current	± 10		∝A max
(All Digital Inputs)	± 10		∝A max	VIN = VDD
	± 1	± 1	∝A typ	VIN = VDD
Logic 0 Input Current (Port 1, 2, 3)	–80		∝A max
	–40	–40	∝A typ	VIL = 450 mV
Logic 1-0 Transition Current (Port 1, 2, 3)	–700		∝A max	VIL = 2 V
	–400	–400	∝A typ	VIL = 2 V
Input Capacitance	10	10	pF typ

–4–

REV. B

Image 4

Contents Functional Block Diagram General DescriptionTable of Contents ADuC812ADC Channel Specifications DC ACCURACY3 Calibrated Endpoint ERRORS5Temperature SENSOR10 DAC Channel Specifications DC ACCURACY11DAC AC Characteristics FLASH/EE Memory Performance CHARACTERISTICS12Watchdog Timer Characteristics Power Supply Monitor CharacteristicsPower REQUIREMENTS14, 15 Digital OutputsIsource = 80 ∝A Isource = 20 ∝APIN Configuration Temperature Package Model Range Description OptionOrdering Guide Mnemonic Type Function ADC Specifications DAC SpecificationsTerminology Thus for a 12-bit converter, this is 74 dBARCHITECTURE, Main Features Memory OrganizationBit Name Description Default Value SFR Address SFR Notes Special Function RegistersADC Circuit Information General OverviewADC Transfer Function Typical OperationEFH AQ1AQ0 #ADC Clks ADCCON1.1 T2CCS3 CS2 CS1 CS0 CH# Location Name DescriptionBit Location Status Description Driving the A/D Converter Op Amp Model CharacteristicsTable VI. Some Single-Supply Op Amps ADC DMA Mode Configuring the ADCVoltage Reference Connections Where the ADC Results are to be written. This is done by External memory must be preconfigured. This consistsDMAP. Dmal must be written to first, followed by Dmah and then by DmapByte Program Sequence SFR areaNonvolatile Flash Memory Econ B9HEadrl C6HCommand Byte Command Mode FDH ModeRNG1 RNG0Using the D/A Converter Resistor String DAC Functional EquivalentSource and Sink Current Capability with Vref = VDD = 3 C0H PRE2PRE1 PRE0 PRE2 WDR1DFH DCHCMP PsmiF8H OOHIspi WcolSPR1 SPR0SPR1 SPR0 F7HI2CCON 2C Control RegisterPin Alternate Function Compatible ON-CHIP PeripheralsTMOD, Tcon T2CONTF1 TR1TF0 TR0Mode 3 Two 8-Bit Timer/Counters TIMER/COUNTER 0 and 1 Operating ModesMode 1 16-Bit Timer/Counter C8H TF2EXF2 RclkRclk or Tclk CAP2 TR2 ModeOFF SM0 SM1SM0 SM1 SM2Baud rate in Mode 0 is fixed CLK SmodRCAP2H RCAP2L A8H EadcET2 ET1Source Priority Description Source Vector AddressClock Oscillator ADuC812 Hardware Design ConsiderationsExternal Memory Interface Down to 1.2 V or less. The timing diagram of illus ADuC812-based system as well as during its normal power-onLevel. The external POR circuit must be operational High it tracks the voltage on DVDD. These recommendationsNormal Mode Idle ModeVDD = 5 VDD = 3 Core NAs ⋅ Mclk +Grounding and Board Layout Recommendations System Grounding SchemesOther Hardware Considerations In-Circuit Serial Download AccessEmbedded Serial Port Debugger Quickstart Development System ADSIM-Windows SimulatorXTAL1 Period 83.33 62.5 1000 XTAL1 Width LowXTAL1 Width High XTAL1 Rise Time12 MHz Variable Clock Parameter Min Max Unit External Program MemoryExternal Data Memory Read Cycle External Data Memory Write Cycle Output Data Setup to Clock 700 10t CK Input Data Setup to Clock 300 2t CK +Serial Port Clock Cycle Time 12t CK Input Data Hold after ClockParameter Min Max Unit I2C-COMPATIBLE Interface TimingSPI Master Mode Timing Cpha = Parameter Min Typ Max UnitData Output Setup before Sclock Edge 150 SS to Sclock Edge SPI Slave Mode Timing Cpha =SS High after Sclock Edge Data Output Valid after SS Edge Entire Data Sheet has been revised Outline DimensionsLocation Data Sheet changed from REV. a to REV. B Lead Plastic Quad Flatpack