Spectrum Brands C6x VME64 manual Interfaces, Vme, Pmc, Pem, Serial Ports, Jtag

Page 14

Monaco Technical Reference

Spectrum Signal Processing

Introduction

1.2.Interfaces

In addition to the VME bus which provides the primary interface to the host computer, the Monaco board features PMC, PEM, serial port, DSP~LINK3 and JTAG interfaces.

1.2.1.VME

Two VMEbus interfaces are provided on the Monaco board. The primary dataflow interface supports VME64 master and slave modes for fast data transfer through the SCV64 interface chip.

A secondary interface gives the VME A24 bus direct access to the Host Port Interface (HPI) of each ‘C6x. This provides direct control and data transfer to and from the DSP without interfering with dataflow on the Monaco’s Global Shared Bus.

1.2.2.PMC

The Spectrum Hurricane PCI bridge chip supports high-speed data transfer from an on- board PMC site to the shared memory. The industry-standard IEEE-1386 PMC module site allows developers to select from a wide variety of third-party modules.

1.2.3.PEM

Four independent high-speed, full-bandwidth, bi-directional, dataflow channels between standard mezzanine boards (Processor Expansion Modules, or PEMs) and the ‘C6x processors are supported. Application-specific interfaces, mounted to the PEM, are available for computer telephony, digital radio as well as customer-specified interfaces.

1.2.4.Serial Ports

Two serial ports from each ‘C6x are available at each PEM site for on-board I/O expansion. For each ‘C6x, one of the serial ports is always routed to the PEM site, the second can be routed to either the PEM site or the VME P2 connector.

1.2.5.JTAG

The secondary VME interface allows access to the on-board JTAG Test Bus Controller (TBC) from a host single-board computer for diagnostic purposes.

2	Part Number 500-00191
	Revision 2.00

Image 14

Contents Monaco Revision Preface IiiHistory Document Rev Date ChangesChange Table of Contents Monaco Technical Reference Vii Viii List of Figures Table of Contents List of Tables Xii Product Operation Processors FeaturesIntroduction PMC InterfacesVME PEMReference Documents On-Board Power Supply General Bus ArchitectureJtag Reset Reset ConditionsVME A24 Slave Interface Reset SysresetBoard Layout Board LayoutOUT Jumper settingsJumper Settings Description Part Number Processor Configurations Populated Processor NodesProcessor Node Block Diagram External Memory Processor Memory ConfigurationInternal Memory 0x0180 DSP Memory Map Address Nodes B, C, and DProcessor Expansion Module Synchronous Burst SramSynchronous Dram Host PortProcessor Booting Processor Boot Source Jumpers NodeSerial Port Routing Serial Port RoutingPEM Connections for Serial Port 0 VME and PMC Connections for Serial PortMemory Global Shared Bus Access Source TargetGlobal Shared Bus ArbitrationSingle Cycle Bus Access Burst Cycle Bus AccessLocked Cycles Global Shared Bus SCV64 Primary Slave A32/A24 Interface VME64 Bus InterfaceVME Operation Access A24 Secondary Slave InterfaceA24 Secondary Interface Memory Map HPI Register Addresses VME address HpiaMaster A32/A24/A16 SCV64 Interface VME64 Bus Interface DSP~LINK3 Interface DSP~LINK3 Data Transfer Operating ModesAddress Strobe Control Mode AstrbenInterface Signals DSP~LINK3 ResetDSP~LINK3 Interface PCI Offset Address Hurricane ConfigurationPCI Interface Hurricane Register Set Value InitializeBCC2A Hurricane Implementation PCI DeviceJtag Debugging Jtag ChainJtag Debugging Interrupt Handling OverviewDSP~LINK3 Interrupts to Node a Interrupt RoutingHurricane Interrupt PEM InterruptsPCI Bus Interrupts SCV64 InterruptKipl Status Bits and the Iack Cycle KIPL2 KIPL1 KIPL0Bus Error Interrupts Bit Node Whose Access Caused the Bus ErrorInter-processor Interrupts VME Host Interrupts To Any NodeRegister Address Summary Access Privilege Bus RegistersVpage Register KFC2..0 KSIZE1..0 KADDR1..0Vstatus Register KIPL2..0 BuserraKavec Vinta Register Vintb Register Vintc Register Vintd Register Kiplenc Kipl Enable RegisterKiplend KiplenbDL3RESET DSP~LINK3 RegisterID Register Hintb VME A24 Status RegisterHinta HintcVME A24 Control Register Registers Monaco SpecificationsBoard Identification Monaco67Specifications Parameter GeneralData Access/Transfer Performance Performance and Data ThroughputSpecifications Connector Pinouts Connector LayoutVME Connectors VME P1 Connector PinoutVME P2 Connector Pinout PMC to VME P2 VME P2 Connector DSP~LINK3 to VME P2 PMC Connectors PMC Connector JN1 PinoutPMC Connector JN2 PMC Connector JN4 Non-standard PMC Connector JN5 PEM Connectors PEM 1 Connector PinoutPEM 2 Connector Pinout Jtag OUT Connector Jtag ConnectorsJtag in Connector Pinout Connector Pinouts Appendix a SCV64 Register Values SCV64 Register InitializationSCV64 Register Initialization Index VMEInterrupts to node A, 40 register Reset Jtag Sysreset