Spectrum Brands C6x VME64 manual SCV64 Register Initialization

Page 88

Monaco Technical Reference

Spectrum Signal Processing

SCV64 Register Values

 

Table 27 SCV64 Register Initialization

 

‘C6x Address

Register

Value

 

 

 

 

 

 

016E

00A4h

Local Interrupt Status Register

Read only

 

 

 

 

 

 

016E

00A8h

Level 7 Interrupt Enable Register

00000001h

 

 

 

 

 

 

016E

00ACh

Local Interrupt Enable Register

00000000h

 

 

 

 

 

 

016E

00B0h

VMEbus Interrupt Enable Register

00000000h

 

 

 

 

 

 

016E

00B4h

Local Interrupts 1 and 0 Control Register

00000089h

 

 

 

 

 

 

016E

00B8h

Local Interrupts 3 and 2 Control Register

000000A8h

 

 

 

 

 

 

016E

00BCh

Local Interrupts 5 and 4 Control Register

000000CBh

 

 

 

 

 

 

016E

00C0h

Miscellaneous control register

00000000h

 

 

 

 

 

 

016E

00C4h

Delay line control register

Dynamically configured by SCV64 initialization routine

 

 

 

 

 

 

016E

00C8h

Delay line status register 1

Dynamically configured by SCV64 initialization routine

 

 

 

 

 

 

016E

00CCh

Delay line status register 2

Dynamically configured by SCV64 initialization routine

 

 

 

 

 

 

016E

00D0h

Delay line status register 3

Dynamically configured by SCV64 initialization routine

 

 

 

 

 

 

016E

00D4h

Mailbox register 0

Not used

 

 

 

 

 

 

016E

00D8h

Mailbox register 1

Not used

 

 

 

 

 

 

016E

00DCh

Mailbox register 2

Not used

 

 

 

 

 

 

016E

00E0h

Mailbox register 3

Not used

 

 

 

 

 

 

016E

00E4h

 

 

 

 

to

Reserved

 

 

016E

01FCh

 

 

 

 

 

 

 

76

Part Number 500-00191

 

Revision 2.00

Image 88
Contents Monaco Revision Preface IiiChange Document Rev Date ChangesHistory Table of Contents Monaco Technical Reference Vii Viii List of Figures Table of Contents List of Tables Xii Introduction FeaturesProduct Operation Processors Interfaces VMEPMC PEMReference Documents On-Board Power Supply General Bus ArchitectureReset Conditions VME A24 Slave Interface ResetJtag Reset SysresetBoard Layout Board LayoutJumper Settings Description Jumper settingsOUT Part Number Processor Configurations Populated Processor NodesProcessor Node Block Diagram Internal Memory Processor Memory ConfigurationExternal Memory 0x0180 DSP Memory Map Address Nodes B, C, and DSynchronous Burst Sram Synchronous DramProcessor Expansion Module Host PortProcessor Booting Processor Boot Source Jumpers NodeSerial Port Routing Serial Port RoutingPEM Connections for Serial Port 0 VME and PMC Connections for Serial PortGlobal Shared Bus Access Source Target Global Shared BusMemory ArbitrationSingle Cycle Bus Access Burst Cycle Bus AccessLocked Cycles Global Shared Bus VME Operation VME64 Bus InterfaceSCV64 Primary Slave A32/A24 Interface Access A24 Secondary Slave InterfaceA24 Secondary Interface Memory Map HPI Register Addresses VME address HpiaMaster A32/A24/A16 SCV64 Interface VME64 Bus Interface DSP~LINK3 Interface DSP~LINK3 Data Transfer Operating ModesAddress Strobe Control Mode AstrbenInterface Signals DSP~LINK3 ResetDSP~LINK3 Interface PCI Interface Hurricane ConfigurationPCI Offset Address Hurricane Register Set Value InitializeBCC2A Hurricane Implementation PCI DeviceJtag Debugging Jtag ChainJtag Debugging Interrupt Handling OverviewDSP~LINK3 Interrupts to Node a Interrupt RoutingPEM Interrupts PCI Bus InterruptsHurricane Interrupt SCV64 InterruptKipl Status Bits and the Iack Cycle KIPL2 KIPL1 KIPL0Bus Error Interrupts Bit Node Whose Access Caused the Bus ErrorInter-processor Interrupts VME Host Interrupts To Any NodeRegister Address Summary Access Privilege Bus RegistersVpage Register KFC2..0 KSIZE1..0 KADDR1..0Vstatus Register Kavec BuserraKIPL2..0 Vinta Register Vintb Register Vintc Register Vintd Register Kipl Enable Register KiplendKiplenc KiplenbDL3RESET DSP~LINK3 RegisterID Register VME A24 Status Register HintaHintb HintcVME A24 Control Register Registers Specifications Board IdentificationMonaco Monaco67Specifications Parameter GeneralData Access/Transfer Performance Performance and Data ThroughputSpecifications Connector Pinouts Connector LayoutVME Connectors VME P1 Connector PinoutVME P2 Connector Pinout PMC to VME P2 VME P2 Connector DSP~LINK3 to VME P2 PMC Connectors PMC Connector JN1 PinoutPMC Connector JN2 PMC Connector JN4 Non-standard PMC Connector JN5 PEM Connectors PEM 1 Connector PinoutPEM 2 Connector Pinout Jtag in Connector Pinout Jtag ConnectorsJtag OUT Connector Connector Pinouts Appendix a SCV64 Register Values SCV64 Register InitializationSCV64 Register Initialization Index VMEInterrupts to node A, 40 register Reset Jtag Sysreset