PLB PCI Full Bridge (v1.00a)
PLB PCI Transactions
The following subsections discuss details of the following types of transactions for the PLB PCI bridge to realize data throughputs as high as 132 MB/sec. This assumes the PLB clock is 100 MHz or higher. Lower data rates will be realized with lower PLB clock rates for some transactions.
•The section, PLB Master Initiates a Read Request of a PCI target, discusses the PLB master read of a PCI target where the v3.0 core is the PCI initiator.
•The section, PLB Master Initiates a Write Request to a PCI Target, discusses the PLB master write to a PCI target where the v3.0 core is the PCI initiator.
•The section, PCI Initiator Initiates a Read Request of a PLB Slave, discusses the remote PCI initiator read of a PLB device where the v3.0 core is the PCI target
•The section, PCI Initiator Initiates a Write Request to a PLB Slave, discusses the remote PCI initiator write to a PLB device where the v3.0 core is the PCI target.
•The section, Configuration Transactions, discusses PLB master read and write of a PCI target configuration space where the v3.0 core is the PCI initiator.
PLB transactions that are supported are limited to the subset of PLB transactions that are supported by the IPIF. This limitation is caused by the
When the IPIF is operating as a PLB slave, it performs single transfers of
The PCI transactions that are supported is limited to a subset of all PCI transactions because some features on the PCI are not supported on the PLB. Specifically, dynamic byte enable during multiple data phase transfers is not supported in burst transactions on the PLB. The PLB supports only full double words in burst read and write transactions. It is the user’s responsibility to insure that all byte enables are asserted for remote PCI initiator transactions with multiple data phases.
The Sl_wait signal is utilized in bridge PLB slave responses because the latency in the bridge, and the
Table 15: Translation Table for PLB transactions to PCI commands
Remote PLB Master | PCI I/O Space | PCI Memory Space | PCI Memory Space | |
Prefetchable or | ||||
Transaction | Prefetchable |
| ||
|
|
| ||
|
|
|
| |
Single Read (<=8 bytes) | I/O Read | Memory Read | Not Supported | |
|
|
|
| |
Read Burst transfer double | I/O Read | Memory Read Multiple | Not Supported | |
word | ||||
|
|
| ||
|
|
|
|
32 | www.xilinx.com | DS508 March 21, 2006 |
|
| Product Specification |