Manuals
/
Brands
/
Computer Equipment
/
Computer Hardware
/
Cypress
/
Computer Equipment
/
Computer Hardware
Cypress
CY7C65113C manual
1
1
49
49
Download
49 pages, 2.48 Mb
USB Hub with Microcontrolle
r
CY7C65113C
CypressSemiconductor Corporation
•
198 Champion Court
•
San
Jose
,
CA 95134-1709
•
408-943-2600
Document #: 38-08002 Rev. *D
Revised March 6, 2006
USB Hub with Microcontroller
[+] Feedback
Contents
Main
Page
Page
Page
CY7C65113C
1.0 Features
CY7C65113C
2.0 Functional Overview
CY7C65113C
Logic Block Diagram
4.0 Product Summary Tables
4.1 Pin Assignments
3.0 Pin Configurations
4.2 I/O Register Summary
4.3 Instruction Set Summary
CY7C65113C
5.0 Programming Model
5.1 14-bit Program Counter
Page
CY7C65113C
5.2 8-bit Accumulator (A)
5.3 8-bit Temporary Register (X)
5.4 8-bit Program Stack Pointer (PSP)
5.5 8-bit Data Stack Pointer (DSP)
5.6 Address Modes
6.0 Clocking
7.0 Reset
7.1 Power-on Reset
8.0 Suspend Mode
9.0 General-purpose I/O Ports
9.1 GPIO Configuration Port
9.2 GPIO Interrupt Enable Ports
10.0 12-bit Free-Running Timer
10 9 7856 432 1 MHz clock
11.0 I2C Configuration Register
1.024-ms interrupt 128-s interrupt
To Timer Registers 8
1 011 L1 L0L2L3 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
12.0 I2C-compatible Controller
Page
13.0 Processor Status and Control Register
14.0 Interrupts
14.1 Interrupt Vectors
CPU
14.2 Interrupt Latency
14.3 USB Bus Reset Interrupt
14.4 Timer Interrupt
14.5 USB Endpoint Interrupts
14.6 USB Hub Interrupt
14.7 GPIO Interrupt
14.8 I2C Interrupt
15.0 USB Overview
15.1 USB Serial Interface Engine (SIE)
15.2 USB Enumeration
16.0 USB Hub
16.1 Connecting/Disconnecting a USB Device
16.2 Enabling/Disabling a USB Device
16.3 Hub Downstream Ports Status and Control
Page
16.4 Downstream Port Suspend and Resume
16.5 USB Upstream Port Status and Control
17.0 USB Serial Interface Engine Operation
17.1 USB Device Addresses
17.2 USB Device Endpoints
17.3 USB Control Endpoint Mode Registers
17.4 USB Non-control Endpoint Mode Registers
17.5 USB Endpoint Counter Registers
17.6 Endpoint Mode/Count Registers Update and Locking Mechanism
1. IN Token
H O S T
D E V I C E
2. OUT or SETUP Token without CRC error
3. OUT or SETUP Token with CRC error
18.0 USB Mode Tables
Page
Table 18-3. Details of Modes for Differing Traffic Conditions (see Table18-2 for the decode legend)
Page
19.0 Register Summary
Note: 7. B: Read and Write; W: Write; R: Read.
19.0 Register Summary
20.0 Sample Schematic
21.0 Absolute Maximum Ratings
22.0 Electrical Characteristics
23.0 Switching Characteristics (fOSC = 6.0 MHz)
24.0 Ordering Information
25.0 Package Diagram
MIN. MAX.
DOESINCLUDE MOLD MISMATCH AND ARE MEASURED AT THE MOLD PARTING LINE.
28-Lead (300-Mil) Molded SOIC
Document History Page