2.1.1System Memory Technology Supported
The Integrated Memory Controller (IMC) supports DDR3/DDR3L protocols with two independent,
Note: The IMC supports a maximum of two DDR3/DDR3L DIMMs per channel; thus, allowing up to four device ranks per channel.
Note: The support of DDR3/DDR3L frequencies and number of DIMMs per channel is SKU dependent.
Table 3. | Processor DIMM Support by Product |
|
| |
|
|
|
|
|
| Processor Cores | Package | DIMM per Channel | DDR3 / DDR3L |
|
|
|
|
|
| Dual Core | uLGA | 1 DPC | 1333/1600 |
|
|
| ||
| 2 DPC | 1333/1600 | ||
|
|
| ||
|
|
|
|
|
| Quad Core | uLGA | 1 DPC | 1333/1600 |
|
|
| ||
| 2 DPC | 1333/1600 | ||
|
|
| ||
|
|
|
|
|
DDR3/DDR3L Data Transfer Rates:
•1333 MT/s
•1600 MT/s
•Standard 1Gb, 2Gb, and 4Gb technologies and addressing are supported for x8 devices. There is no support for memory modules with different technologies or capacities on opposite sides of the same memory module. If one side of a memory module is populated, the other side is either identical or empty.
Worksation platforms UDIMM Modules:
•Raw Card A – Single Ranked x8 unbuffered
•Raw Card B – Dual Ranked x8 unbuffered
•Raw Card D – Single Ranked x8 unbuffered ECC
•Raw Card E – Dual Ranked x8 unbuffered ECC
Server platforms UDIMM Modules:
•Raw Card D – Single Ranked x8 unbuffered ECC
•Raw Card E – Dual Ranked x8 unbuffered ECC
Table 4. | Supported UDIMM Module Configurations |
|
|
| ||||
|
|
|
|
|
|
|
|
|
Raw | DIMM | DRAM | DRAM | # of | # of | # of | # of | Page Size |
Card | Capacity | Device | Organization | DRAM | Physical | Row / Col | Banks |
|
Version |
| Technology |
| Devices | Devices | Address | Inside |
|
|
|
|
|
| Ranks | Bits | DRAM |
|
|
|
|
|
|
|
|
|
|
|
|
| Server / Workstation Platforms |
|
|
| ||
|
|
|
|
| ||||
|
| Unbuffered / |
|
| ||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| continued... |
Intel® Xeon® Processor |
|
Datasheet – Volume 1 of 2 | June 2013 |
18 | Order No.: |