Electrical
Signal Group | Type | Signals |
|
|
|
| Other | SKTOCC#, |
|
|
|
PCI Express* Graphics |
| |
|
|
|
Differential | PCI Express Input | PEG_RXP[15:0], PEG_RXN[15:0] |
|
|
|
Differential | PCI Express Output | PEG_TXP[15:0], PEG_TXN[15:0] |
|
|
|
Single ended | Analog Input | PEG_RCOMP |
|
|
|
Digital Media Interface (DMI) |
| |
|
|
|
Differential | DMI Input | DMI_RXP[3:0], DMI_RXN[3:0] |
|
|
|
Differential | DMI Output | DMI_TXP[3:0], DMI_TXN[3:0] |
|
|
|
Digital Display Interface |
| |
|
|
|
Differential | DDI Output | DDIB_TXP[3:0], DDIB_TXN[3:0], DDIC_TXP[3:0], |
|
| DDIC_TXN[3:0], DDID_TXP[3:0], DDID_TXN[3:0] |
|
|
|
Intel® FDI |
|
|
Single ended | CMOS Input | FDI_CSYNC |
|
|
|
Single ended | Asynchronous | DISP_INT |
| CMOS Input |
|
|
|
|
Differential | FDI Output | FDI_TXP[1:0], FDI_TXN[1:0] |
|
|
|
Notes: 1. See Signal Description on page 77 for signal description details.
2. SA and SB refer to DDR3/DDR3L Channel A and DDR3/DDR3L Channel B.
7.6Test Access Port (TAP) Connection
Due to the voltage levels supported by other components in the Test Access Port (TAP) logic, Intel recommends the processor be first in the TAP chain, followed by any other components within the system. A translation buffer should be used to connect to the rest of the chain unless one of the other components is capable of accepting an input of the appropriate voltage. Two copies of each signal may be required with each driving a different voltage level.
The processor supports Boundary Scan (JTAG) IEEE
7.7DC Specifications
The processor DC specifications in this section are defined at the processor pins, unless noted otherwise. See Signal Description on page 77 for the processor pin listings and signal definitions.
•The DC specifications for the DDR3/DDR3L signals are listed in the Voltage and Current Specifications section.
•The Voltage and Current Specifications section lists the DC specifications for the processor and are valid only while meeting specifications for junction temperature, clock frequency, and input voltages. Read all notes associated with each parameter.
•AC tolerances for all DC rails include dynamic load currents at switching frequencies up to 1 MHz.
| Intel® Xeon® Processor |
June 2013 | Datasheet – Volume 1 of 2 |
Order No.: | 93 |