Capacitive Loads | Motorola MC9S12C-Family, MC9S12GC-Family specification

Device User Guide — 9S12C128DGV1/D V01.05

B.3.2 Capacitive Loads

The capacitive loads are specified in Table B-2. Ceramic capacitors with X7R dielectricum are required.

Table B-2 Voltage Regulator - Capacitive Loads

Num	Characteristic	Symbol	Min	Typical	Max	Unit

1	VDD external capacitive load	CDDext	400	440	12000	nF
2	VDDPLL external capacitive load	CDDPLLext	90	220	5000	nF

97

Image 97

Motorola MC9S12C-Family Table B-2 Voltage Regulator Capacitive Loads, Num Characteristic Symbol Min Typical Max Unit

Contents

Document Number 9S12C128DGV1/D Device User Guide 9S12C128DGV1/D Revision History Table of Contents System Clock Description Modes of Operation Resets and Interrupts Voltage Regulator Vreg Block Description HCS12 Core Block Description Appendix B Electrical Specifications Appendix D Package Information Appendix C Electrical SpecificationsAppendix E Emulation Information Device User Guide 9S12C128DGV1/D List of Figures Device User Guide 9S12C128DGV1/D List of Tables Device User Guide 9S12C128DGV1/D Device User Guide 9S12C128DGV1/D Device User Guide 9S12C128DGV1/D List of MC9S12C and MC9S12GC Family members PrefaceMC9S12C-Family Package Option Summary Package Device Part Number Mask Temp Flash Part Number Mask Temp Package Speed Description Set Speed Options 25 = 25MHz bus 16 = 16MHz busTBD 48LQFP MC9S12C96PCPB16 MC9S12C96PCFA16MC9S12C96PCFU16 MC9S12C96PVFA16 MC9S12C96PMPB25 MC9S12C96PMFA25MC9S12C96PMFU25 MC9S12C64PCFA16 MC9S12GC-Family Part Number Coding MC9S12GC64CPB25 TBD MC9S12GC64CFA25 TBDMC9S12GC64CFU25 TBD MC9S12GC64PVFA25 Document References TerminologyUser Guide Version Document Order Number Device User Guide 9S12C128DGV1/D Introduction FeaturesOverview Device User Guide 9S12C128DGV1/D Modes of Operation Special Test ModeMotorola use only MC9S12C-Family Block Diagram Block Diagram Device Register Map Overview Device Memory MapAddress Module Size MC9S12C128 and MC9S12GC128 User configurable Memory Map MC9S12C96 User Configurable Memory Map MC9S12C64 and MC9S12GC64 User Configurable Memory Map MC9S12C32 and MC9S12GC32 User Configurable Memory Map Detailed Register Map MC9S12GC16 User Configurable Memory Map Ivis $0010 $0014 MMC map 1 of 4 HCS12 Module Mapping Control $0017 $0017 MMC map 2 of 4 HCS12 Module Mapping Control $0015 $0016 INT map 1 of 2 HCS12 Interrupt$0018 $0018 Miscellaneous Peripherals Device User Guide $0020 $002F DBG including BKP map 1 of 1 HCS12 Debug $001F $001F INT map 2 of 2 HCS12 Interrupt $0030 $0031 MMC map 4 of 4 HCS12 Module Mapping Control $0034 $003F CRG Clock and Reset Generator $0040 $006F TIM Timer 16 Bit 8 Channels $0050 $0070 $007F Reserved $00A0 $00C7 $00D0 $00D7 $00C8 $00CF SCI Asynchronous Serial InterfaceReserved $00D8 $00DF SPI Serial Peripheral Interface TIE $00E0 $00FF PWM Pulse Width Modulator $0100 $010F Flash Control Register $0140 $017F Reserved Can Motorola Scalable can MSCAN1 $0110 $013FTime $0140 $017F Can Motorola Scalable can MSCAN1 Reserved $0240 $027F PIM Port Interface Module $0180 $023FPRIO7 PRIO6 PRIO5 PRIO4 PRIO3 PRIO2 PRIO1 PRIO0 MODRR4 MODRR3 MODRR2 MODRR1 MODRR0 Ptis PTIAD7 PTIAD6 PTIAD5 PTIAD4 PTIAD3 PTIAD2 PTIAD1 PTIJ7 PTAD7 PTAD6 PTAD5 PTAD4 PTAD3 PTAD2 PTAD1 PTAD0DDRAD7 DDRAD2 $0280 $03FF Reserved space Part ID AssignmentsAssigned Part ID Numbers Memory size registers MC9S12C32, MC9S12GC32 Device Pinout Signal Description PW4/IOC4/PT4 PW0/IOC0/PT0 PW1/IOC1/PT1 PW2/IOC2/PT2 PW3/IOC3/PT3 Pin Assignments in 48 Lqfp for MC9S12C-Family Signal Properties Signal Properties SummaryInternal Pull Resistor Description Function Domain Device User Guide 9S12C128DGV1/D Internal Pull Pin Name Pin Initialization for 48 & 52 Pin Lqfp bond-out versions EXTAL, Xtal Oscillator Pins Detailed Signal DescriptionsReset External Reset Pin Test / VPP Test Pin 6 PA70 / ADDR158 / DATA158 Port a I/O Pins Bkgd / Taghi / Modc Background Debug, Tag High & Mode Pin7 PB70 / ADDR70 / DATA70 Port B I/O Pins 8 PE7 / Noacc / Xclks Port E I/O Pin Pierce Oscillator Connections PE7=0 Colpitts Oscillator Connections PE7=1 10 PE5 / Moda / IPIPE0 Port E I/O Pin 9 PE6 / Modb / IPIPE1 Port E I/O Pin11 PE4 / ECLK- Port E I/O Pin 4 / E-Clock Output 12 PE3 / Lstrb Port E I/O Pin 3 / Low-Byte Strobe Lstrb 14 PE1 / IRQ Port E input Pin 1 / Maskable Interrupt Pin 16 PAD70 / AN70 Port AD I/O Pins17 PP7 / KWP7 Port P I/O Pin 18 PP6 / KWP6/ROMCTL Port P I/O Pin 20 PJ76 / KWJ76 Port J I/O Pins 19 PP50 / KWP50 / PW50 Port P I/O Pins21 PM5 / SCK Port M I/O Pin 22 PM4 / Mosi Port M I/O Pin Power Supply Pins 5 VRH, VRL ATD Reference Voltage Input Pins VDDA, Vssa Power Supply Pins for ATD and VregVDDPLL, Vsspll Power Supply Pins for PLL MC9S12C-Family Power and Ground Connection Summary Modes of Operation Chip Configuration Summary Security Mode SelectionClock Selection Based on PE7 Securing the Microcontroller Low Power ModesOperation of the Secured Microcontroller Unsecuring the Microcontroller Vectors Resets and Interrupts Resets Effects of Reset Reset Summary TableHCS12 Core Block Description Device-specific information BDM alternate clock Device Visible with Ppage contentsExtended Address Range Emulation Implications Device Specific Flash page Mapping Recommended Printed Circuit Board Layout Voltage Regulator Vreg Block DescriptionVregen 2 VDD1, VDD2, VSS1, VSS2 Component Purpose Type Value Recommended External Component Values Recommended PCB Layout 48 Lqfp Recommended PCB Layout 52 Lqfp VSS2 Recommended PCB Layout 80 QFP Recommended PCB Layout for 48 Lqfp Pierce Oscillator Recommended PCB Layout for 52 Lqfp Pierce Oscillator Recommended PCB Layout for 80QFP Pierce Oscillator Clock Reset Generator CRG Block Description Oscillator OSC Block Description Timer TIM Block DescriptionAnalog to Digital Converter ATD Block Description Serial Communications Interface SCI Block Description RAM Block Description Flash Block DescriptionPulse Width Modulator PWM Block Description Mscan Block Description Device User Guide 9S12C128DGV1/D Power Supply Appendix a Electrical CharacteristicsGeneral Parameter Classification Current Injection Pins Absolute Maximum Ratings Num Rating Symbol Min Max UnitTable A-1 Absolute Maximum Ratings Model Description Symbol Value Unit Table A-3 ESD and Latch-Up Protection CharacteristicsESD Protection and Latch-up Immunity Operating Conditions Rating Symbol Min Typ Max Unit Power Dissipation and Thermal CharacteristicsTable A-4 Operating Conditions Pint = IDD ⋅ VDD + Iddpll ⋅ Vddpll + Idda ⋅ Vdda Table A-5 Thermal Package Characteristics1 9 I/O CharacteristicsNum Rating Symbol Min Typ Max Unit Table A-6 5V I/O Characteristics Num Rating Symbol Min Typ Table A-7 3.3V I/O Characteristics Measurement Conditions Supply CurrentsAdditional Remarks Table A-8 Supply Current Characteristics for MC9S12C32 Stop Current 40 C 27 C Characteristic Symbol Min Typical Max Unit Appendix B Electrical SpecificationsVoltage Regulator Operating Conditions Table B-1 Voltage Regulator Electrical Parameters Output Loads Chip Power-up and LVI/LVR graphical explanationResistive Loads LVI Capacitive Loads Num Characteristic Symbol Min Typical Max UnitTable B-2 Voltage Regulator Capacitive Loads Device User Guide 9S12C128DGV1/D ATD Operating Characteristics In 5V Range ATD CharacteristicsATD Operating Characteristics In 3.3V Range Table B-3 ATD Operating Characteristics Factors influencing accuracy Table B-4 ATD Operating CharacteristicsSource Resistance Source capacitance Current injection Table B-5 ATD Electrical Characteristics ATD accuracy 3.3V Range ATD accuracy 5V RangeTable B-6 ATD Conversion Performance Table B-7 ATD Conversion Performance 1LSB Figure B-2 ATD Accuracy Definitions NVM timing NVM, Flash and EepromSingle Word Programming Row Programming Sector Erase Table B-8 NVM Timing CharacteristicsMass Erase NVM Reliability Table B-9 NVM Reliability Characteristics 108 Startup Reset, Oscillator and PLL Stop Recovery External ResetPseudo Stop and Wait Recovery Oscillator Table B-11 Oscillator Characteristics Phase Locked LoopXFC Component Selection XFC Pin Figure B-3 Basic PLL functional diagram Jitter Information ⋅ synr + = max ⎜ ⋅ t nom Table B-12 PLL Characteristics 116 Num Rating Symbol Min Typ Max Table B-13 Mscan Wake-up Pulse Characteristics 118 Master Mode Appendix C Electrical SpecificationsTable C-1 Measurement Conditions Description Value Unit Num Characteristic Symbol Unit Min Typ Max Table C-2 SPI Master Mode Timing CharacteristicsMosi Port Data LSB Master LSB OUT Input SCK Slave ModeInput Miso Slave MSB Num Characteristic Symbol Unit Min Typ Table C-3 SPI Slave Mode Timing CharacteristicsMosi Input Slave MSB OUT Slave LSB OUT General Muxed Bus Timing External Bus TimingEclk PE4 PE2 Lstrb PE3 Noacc PE7 PIPO0 PIPO1, PE6,5 Pweh Table C-4 Expanded Bus Timing Characteristics 5V Range Table C-5 Expanded Bus Timing Characteristics 3.3V Range 126 Appendix D Package Information 80-pin QFP package Figure D-1 80-pin QFP Mechanical Dimensions case no B 52-pin Lqfp package Figure D-2 52-pin Lqfp Mechanical Dimensions case no D-03 Section AE-AE Detail AD 48-pin Lqfp package Appendix E Emulation Information 1 PK20 / XADDR1614 112-pin Lqfp package 134 Device User Guide End Sheet 136