Texas Instruments TNETX4090 specifications DIO interface, Eeprom interface

Page 16

TNETX4090

ThunderSWITCH II9-PORT 100-/1000-MBIT/S ETHERNETSWITCH

SPWS044E ± DECEMBER 1997 ± REVISED AUGUST 1999

 

 

 

 

 

 

 

 

 

 

 

 

 

Terminal Functions (Continued)

DIO interface

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TERMINAL

 

I/O

 

INTERNAL

 

 

 

 

 

 

DESCRIPTION

 

NAME

NO.

 

 

RESISTOR

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SAD0

AF22

 

 

 

 

 

 

 

DIO address bus. Selects the internal host registers provided

 

is high. Internal pullup

 

 

I

 

Pullup

 

SDMA

 

SAD1

AE22

 

 

 

resistors are provided.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

DIO chip select. When low,

 

 

indicates a DIO port access is valid. An internal pullup resistor

 

 

 

 

AD22

 

I

 

Pullup

 

SCS

 

SCS

 

 

 

 

 

 

is provided.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SDATA0

AF20

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SDATA1

AE20

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SDATA2

AD20

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SDATA3

AC20

 

I/O

 

Pullup

 

DIO data bus. Byte-wide bidirectional DIO port. External pullup resistors are required.

 

SDATA4

AF21

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SDATA5

AE21

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SDATA6

AD21

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SDATA7

AC21

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

DIO DMA select. When low,

 

 

 

modifies the behavior of the DIO interface to allow it to

 

 

 

 

 

 

 

 

 

 

 

 

 

SDMA

 

 

 

 

 

 

 

 

 

 

 

 

 

operate efficiently with an external direct memory access (DMA) controller. SAD0 and SAD1 are

 

SDMA

 

AF24

 

I

 

Pullup

 

not used to select the internal host register for the access. Instead, the DIO address to access

 

 

 

 

 

 

 

 

 

 

 

 

 

internal registers is provided by the DMAAddress register, and one of two host register

 

 

 

 

 

 

 

 

 

 

 

 

 

addresses is selected according to dmainc in SysControl. An internal pullup resistor is provided.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SINT

AF19

 

O

 

None

 

Interrupt. Interrupt to the attached microprocessor. The interrupt type can be found in the Int

 

 

 

 

register.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

DIO ready. When low during reads,

 

 

indicates to the host when data is valid to be read.

 

 

 

 

 

 

 

 

 

 

 

 

 

SRDY

 

 

 

 

AF23

 

O

 

Pullup

 

When low during writes, SRDY indicates when data has been received. SRDY is driven high

 

SRDY

 

 

 

 

 

 

for one clock cycle before placing the output in high impedance after SCS is taken high. An

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

internal pullup resistor is provided.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

DIO read not write

 

SRNW

AC22

 

I

 

Pullup

 

± When high, read operation is selected.

 

 

 

 

± When low, write operation is selected.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

An internal pullup resistor is provided.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Network management (NM) port, receive ready. When high, SRXRDY indicates that the NM

 

SRXRDY

AE23

 

O

 

None

 

port's receive buffers are completely empty and the NM port is able to receive a frame of any

 

 

 

 

 

 

 

 

 

 

 

 

 

size up to 1535 bytes in length.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Network management (NM) port, transmit ready. When high, STXRDY indicates that at least

 

STXRDY

AD23

 

O

 

None

 

one buffer of frame data is available to be read by the management CPU. It outputs a 1 if any

 

 

 

 

of the end-of-frame (eof), start-of-frame (sof), or interior-of-frame (iof) bits in NMTxControl is set

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

to 1, otherwise, it outputs 0.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

EEPROM interface

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TERMINAL

 

I/O

 

INTERNAL

 

 

 

 

 

 

 

DESCRIPTION

NAME

NO.

 

 

RESISTOR

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

ECLK

L26

 

O

 

 

None

 

EEPROM data clock. An internal pullup resistor is provided.

 

 

 

 

 

 

 

 

 

 

 

EDIO

M26

 

I/O

 

 

Pullup

 

EEPROM data input/output. An internal pullup resistor is provided.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

16

POST OFFICE BOX 655303 •DALLAS, TEXAS 75265

Page 15 Page 17
Image 16
Page 15 Page 17
Contents Description MII MAC MIIMAC Eeprom CPU I/F DMAPCS Duplex LED Rdram Interface Jtag Interface GGP Package Bottom View Signal-to-Ball Mapping Signal Names Sorted Alphabetically Signal Ball NameReset Sdma SAD0 Terminal Functions Jtag interfaceControl logic interface Terminal Internal Description Name RESISTOR²100-/1000-Mbit/s MAC interface Gmii mode M08TXD7 M08TXD6 M08TXD5Terminal Internal Description Name Resistor Port to not support pause frames 10-/100-Mbit/s MAC interface MII mode ports 0±7 PulldownM00RENEG M01RENEG ThunderSWITCH II 9-PORT 100-/1000-MBIT/S ETHERNET Switch M04TCLK M05TCLK M06TCLK M07TCLK AD4MII management interface Rdram interface DIO interface Eeprom interfaceLED interface Power supply100-/1000-Mbit/s port PCS LED interface DIO Internal Register Address Map DIO interface descriptionByte DIO Address ThunderSWITCH II 9-PORT 100-/1000-MBIT/S ETHERNET TNETX4090VLAN1QID VLAN0QID VLAN37QID VLAN36QID TNETX4090 PCS8Status PCS8Control 0x0700 DIO interface description Tail Port StatisticsPort no Head Statistic Even ODD Ports Port no Head Statistic Tail 0x90ExDMA Interface Signals Signal DescriptionAddress-Lookup Statistics Receiving/transmitting management framesState of DIO signal terminals during hardware reset DIO Interface During Hardware ResetDIO Interface State During Hardware Reset Ieee Std 802.1Q Vlan tags on the NM portVlan ID FCSTpid TCI CRCTNETX4090 PHY management interface Full-duplex NM portNM bandwidth and priority Interrupt processingMAC interface Adaptive performance optimization APO Interframe gap enforcementBackoff Receive versus transmit priority10-/100-Mbit/s MII ports 0±7 Speed, duplex, and flow-control negotiation100-Mbit/s Port Negotiation With the TNETE2104 100-/1000-Mbit/s PHY interface port Port 8 Duplex Negotiation in MII Mode Port 8 Pause Negotiation in MII ModeFull-duplex hardware flow control OutcomePretag on transmission Pretagging and extended port awarenessM08GTCLK M08TXEN Transmit Pretag Bit Definitions Pretag on receptionLearning Format Receive Pretag Bit Definitions BIT Name FunctionDirected Format Receive Pretag Bit Definitions Ring-cascade topologyRXD Flow COL TXD TNETX4090 RXD Flow COL TXDRing-Topology Connectivity Switch TerminalM08GTCLK M08TXEN M08RXDV Edio TNETX4090 Eclk SCL SDAGND Interaction of Eeprom load with the SIO register Outcome Stop Load Initd ² Fault LED EclkSummary of Eeprom load outcomes Compatibility with future device revisions Port LED StatesCollision LED States State DisplayPCS duplex LED LED Status Bit Definitions and Shift OrderLamp test Multi-LED displayBUS Enable GND BUS Ctrl Rdram SIN BUS Enable GND Rdram BUS Ctrl SINTNETX4090 VCC NC Txclk Vref Rxclk VDD Sout SCHAIN0 Txclk Vref Rxclk VDDJtag Instruction Opcodes Highz instructionRacbist instruction Jtag Bist StatusVlan support Frame routingIale Address maintenance Ieee Std 802.1Q tags ± receptionIeee Std 802.1Q header ± transmission Spanning-tree supportAging algorithms Frame-Routing Algorithm SPWS044E ± December 1997 ± Revised August Port routing code Port trunking/load sharing Removal of source portPort trunking example Trunk Group 0 Port Membership Trunk0Ports RegisterTrunk Group 1 Port Membership Trunk1Ports Register Extended port awarenessFlow control Other flow-control mechanisms Hardware flow controlMulticast limit System test capabilitiesReading Rdram Internal wrap testDuplex wrap test PHY TNETX4090Recommended operating conditions MIN NOM MAX UnitReset see Figure Jtag interface Control signalsTiming requirements over recommended operating conditions Physical medium attachment interface port Receive PMA receive see FigureTransmit PMA transmit see FigureGmii receive see Figure Gmii portGmii transmit see Figure PMA and Gmii clock see Figure Gmii ClockMII ports 0±8 MII receive see FigureMII transmit see Figure MII clock see FigureRdram interface Rdram see FigureDtxclk Drxclk Dbusctrl DbusenDIO and DMA writes see Figure DIO interfaceSCS Srnw SAD1±SAD0 Sdma SDATA7± SDATA0 Srdy Sint DIO and DMA reads see Figure SCS Srnw SAD1±SAD0 Sdma SDATA7± SDATA0 SrdyEeprom writes see Figure Eeprom interfaceEeprom reads see Figure LED see Figure LED interfaceLedclk Leddata VOH VOLTTL Output Macro Propagation-Delay-Time Voltage Waveforms 50% Lvcmos VDD VOHVOL VDD Mechanical Data TNETX4090GGP Obsolete BGA TBDImportant Notice
Top Page Image Contents