Texas Instruments TNETX4090 specifications PCS Duplex LED Rdram Interface Jtag Interface

Page 3

TNETX4090 ThunderSWITCH II9-PORT 100-/1000-MBIT/S ETHERNETSWITCH

SPWS044E ± DECEMBER 1997 ± REVISED AUGUST 1999

Contents

Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Terminal Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

DIO Interface Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Receiving/Transmitting Management Frames . . . . . . . . . . . 27 State of DIO Signal Terminals During Hardware Reset . . . 28 IEEE Std 802.1Q VLAN Tags on the NM Port . . . . . . . . . . . 28 Frame Format on the NM Port . . . . . . . . . . . . . . . . . . . . . . . . 28 Full-Duplex NM Port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 NM Bandwidth and Priority . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 Interrupt Processing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

PHY Management Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 MAC Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Receive Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Giant (Long) Frames . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Short Frames . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Receive Filtering of Frames . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Data Transmission . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Transmit Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Adaptive Performance Optimization (APO) . . . . . . . . . . . . . 33

Interframe Gap Enforcement . . . . . . . . . . . . . . . . . . . . . . . . . 33

Backoff . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

Receive Versus Transmit Priority . . . . . . . . . . . . . . . . . . . . . 33

10-/100-Mbit/s MII (ports 0±7) . . . . . . . . . . . . . . . . . . . . . . . . 34

Speed, Duplex, and Flow-Control Negotiation . . . . . . . . . . 34

100-/1000-Mbit/s PHY Interface (Port 8) . . . . . . . . . . . . . . . . . 36

Speed, Duplex, and Flow-Control Negotiation . . . . . . . . . . 36 Full-Duplex Hardware Flow Control . . . . . . . . . . . . . . . . . . . 37 Pretagging and Extended Port Awareness . . . . . . . . . . . . . 38 Ring-Cascade Topology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

EEPROM Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

Interaction of EEPROM Load With the SIO Register . . . . . 43 Summary of EEPROM Load Outcomes . . . . . . . . . . . . . . . . 43 Compatibility With Future Device Revisions . . . . . . . . . . . . 44

LED Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

Lamp Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 Multi-LED Display . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

PCS Duplex LED . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

RDRAM Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

JTAG Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47

HIGHZ Instruction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 RACBIST Instruction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47

Frame Routing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48

VLAN Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 Address Maintenance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49

Port Trunking/Load Sharing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54

Port-Trunking Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 Extended Port Awareness . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55

Flow Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56

Other Flow-Control Mechanisms . . . . . . . . . . . . . . . . . . . . . . . . . 57

System Test Capabilities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57

RDRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57

Writing RDRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57

Reading RDRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58

Internal Wrap Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58

Duplex Wrap Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59

Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60

Recommended Operating Conditions . . . . . . . . . . . . . . . . . . . . . 60

Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

Timing Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

JTAG Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

Control Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

Physical Medium Attachment Interface (Port 8) . . . . . . . . . . . . 62

Receive . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62

Transmit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63

GMII (Port 8) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64

MII (Ports 0±8) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66

RDRAM Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68

DIO Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69

EEPROM Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71

LED Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72

Parameter Measurement Information . . . . . . . . . . . . . . . . . . . . . . 73 Mechanical Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76

POST OFFICE BOX 655303 •DALLAS, TEXAS 75265

3

Page 2 Page 4
Image 3
Page 2 Page 4
Contents Description DMA MIIMAC MII MAC Eeprom CPU I/FPCS Duplex LED Rdram Interface Jtag Interface GGP Package Bottom View Signal Ball Name Signal-to-Ball Mapping Signal Names Sorted AlphabeticallyReset Sdma SAD0 Terminal Internal Description Name RESISTOR² Terminal FunctionsJtag interface Control logic interfaceM08TXD7 M08TXD6 M08TXD5 100-/1000-Mbit/s MAC interface Gmii modeTerminal Internal Description Name Resistor Port to not support pause frames Pulldown 10-/100-Mbit/s MAC interface MII mode ports 0±7M00RENEG M01RENEG M04TCLK M05TCLK M06TCLK M07TCLK AD4 ThunderSWITCH II 9-PORT 100-/1000-MBIT/S ETHERNET SwitchMII management interface Rdram interface Eeprom interface DIO interfacePower supply LED interface100-/1000-Mbit/s port PCS LED interface DIO interface description DIO Internal Register Address MapByte DIO Address TNETX4090 ThunderSWITCH II 9-PORT 100-/1000-MBIT/S ETHERNETVLAN1QID VLAN0QID VLAN37QID VLAN36QID TNETX4090 PCS8Status PCS8Control 0x0700 DIO interface description Port Statistics TailPort no Head Statistic Even ODD Ports 0x90Ex Port no Head Statistic TailReceiving/transmitting management frames DMA Interface SignalsSignal Description Address-Lookup StatisticsIeee Std 802.1Q Vlan tags on the NM port State of DIO signal terminals during hardware resetDIO Interface During Hardware Reset DIO Interface State During Hardware ResetCRC Vlan IDFCS Tpid TCITNETX4090 Interrupt processing PHY management interfaceFull-duplex NM port NM bandwidth and priorityMAC interface Receive versus transmit priority Adaptive performance optimization APOInterframe gap enforcement BackoffSpeed, duplex, and flow-control negotiation 10-/100-Mbit/s MII ports 0±7100-Mbit/s Port Negotiation With the TNETE2104 100-/1000-Mbit/s PHY interface port Outcome Port 8 Duplex Negotiation in MII ModePort 8 Pause Negotiation in MII Mode Full-duplex hardware flow controlPretagging and extended port awareness Pretag on transmissionM08GTCLK M08TXEN BIT Name Function Transmit Pretag Bit DefinitionsPretag on reception Learning Format Receive Pretag Bit DefinitionsTNETX4090 RXD Flow COL TXD Directed Format Receive Pretag Bit DefinitionsRing-cascade topology RXD Flow COL TXDSwitch Terminal Ring-Topology ConnectivityM08GTCLK M08TXEN M08RXDV SCL SDA Edio TNETX4090 EclkGND Outcome Stop Load Initd ² Fault LED Eclk Interaction of Eeprom load with the SIO registerSummary of Eeprom load outcomes State Display Compatibility with future device revisionsPort LED States Collision LED StatesMulti-LED display PCS duplex LEDLED Status Bit Definitions and Shift Order Lamp testSout SCHAIN0 Txclk Vref Rxclk VDD BUS Enable GND BUS Ctrl Rdram SINBUS Enable GND Rdram BUS Ctrl SIN TNETX4090 VCC NC Txclk Vref Rxclk VDDJtag Bist Status Jtag Instruction OpcodesHighz instruction Racbist instructionFrame routing Vlan supportIale Spanning-tree support Address maintenanceIeee Std 802.1Q tags ± reception Ieee Std 802.1Q header ± transmissionAging algorithms Frame-Routing Algorithm SPWS044E ± December 1997 ± Revised August Port routing code Removal of source port Port trunking/load sharingExtended port awareness Port trunking exampleTrunk Group 0 Port Membership Trunk0Ports Register Trunk Group 1 Port Membership Trunk1Ports RegisterFlow control System test capabilities Other flow-control mechanismsHardware flow control Multicast limitInternal wrap test Reading RdramPHY TNETX4090 Duplex wrap testMIN NOM MAX Unit Recommended operating conditionsJtag interface Control signals Reset see FigureTiming requirements over recommended operating conditions PMA receive see Figure Physical medium attachment interface port ReceivePMA transmit see Figure TransmitGmii port Gmii receive see FigureGmii transmit see Figure Gmii Clock PMA and Gmii clock see FigureMII receive see Figure MII ports 0±8MII clock see Figure MII transmit see FigureDbusctrl Dbusen Rdram interfaceRdram see Figure Dtxclk DrxclkDIO interface DIO and DMA writes see FigureSCS Srnw SAD1±SAD0 Sdma SDATA7± SDATA0 Srdy Sint SCS Srnw SAD1±SAD0 Sdma SDATA7± SDATA0 Srdy DIO and DMA reads see FigureEeprom interface Eeprom writes see FigureEeprom reads see Figure LED interface LED see FigureLedclk Leddata VOL VOHTTL Output Macro Propagation-Delay-Time Voltage Waveforms VDD VOH 50% LvcmosVOL VDD Mechanical Data TBD TNETX4090GGP Obsolete BGAImportant Notice
Top Page Image Contents