Texas Instruments TNETX4090 Terminal Functions, Jtag interface, Control logic interface

Page 7

 

 

 

 

 

ThunderSWITCH II

TNETX4090

 

 

 

 

 

9-PORT 100-/1000-MBIT/S ETHERNETSWITCH

 

 

 

 

 

 

 

SPWS044E ± DECEMBER 1997 ± REVISED AUGUST 1999

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Terminal Functions

JTAG interface

 

 

 

 

 

 

 

 

 

 

 

 

 

TERMINAL

I/O

INTERNAL

 

DESCRIPTION

 

NAME

NO.

RESISTOR²

 

 

 

 

 

 

 

TCLK

L24

I

Pullup

Test clock. Clocks state information and test data into and out of the TNETX4090 during operation

 

 

of the test port.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TDI

M24

I

Pullup

Test data input. Serially shifts test data and test instructions into the TNETX4090 during operation

 

 

of the test port. An internal pullup resistor is provided on TDI to ensure JTAG compliance.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TDO

L23

O

None

Test data out. Serially shifts test data and test instructions out of the TNETX4090 during operation

 

 

of the test port.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TMS

M25

I

Pullup

Test mode select. Controls the state of the test-port controller. An internal pullup resistor is provided

 

 

on TMS to ensure JTAG compliance.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

I

Pullup

Test reset. Asynchronously resets the test-port controller. An internal pullup resistor is provided on

 

 

TRST

L25

 

TRST to ensure JTAG compliance.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

²Internal resistors are provided to pull signals to known values. The system designers should determine if additional pullups or pulldowns are required in their systems.

control logic interface

 

TERMINAL

I/O

DESCRIPTION

 

NAME

NO.

 

 

 

 

 

 

 

 

 

 

 

 

M23

I

Device reset. Asserted for a minimum of 100 ∝s after power supplies and clocks have stabilized. The system clock

 

RESET

 

must be operational during reset.

 

 

 

 

 

 

 

 

 

 

 

 

FLOW

AF8

O

Flow control. When flow control is activated (flow in SysControl = 1) and the number of free external memory

 

buffers is below the threshold indicated in FlowThreshold, FLOW is asserted.

 

 

 

 

 

 

 

 

 

 

 

100-/1000-Mbit/s MAC interface [gigabit media-independent interface (GMII) (port 8)]

TERMINAL

I/O

INTERNAL

DESCRIPTION

 

NAME

RESISTOR²

 

 

 

 

 

 

 

 

 

 

 

 

 

PMA mode. PMA mode can be selected by either pulling

 

 

low externally, or by setting the

 

 

 

 

 

 

M08_PMA

 

M08_PMA

 

I

Pullup

reqpma bit in the PortxControl register. If M08_PMA is allowed to float high, the port is configured as

 

 

 

 

 

 

either an MII or GMII interface, as determined by the value of the M08_MII terminal.

 

 

 

 

 

 

 

 

 

 

 

 

 

MII or GMII selection. The value of this terminal is ignored if

 

 

= 0. 100-Mbit/s MII mode can

 

 

 

 

 

 

M08_PMA

 

M08_MII

 

I

Pullup

be selected by either pulling M08_MII low externally, or by setting the req100 bit in the PortxControl

 

 

 

 

 

 

register. If M08_MII is allowed to float high, the port is configured as a GMII interface.

 

 

 

 

 

 

 

 

 

 

 

²Internal resistors are provided to pull signals to known values. The system designers should determine if additional pullups or pulldowns are required in their systems.

POST OFFICE BOX 655303 •DALLAS, TEXAS 75265

7

Page 6 Page 8
Image 7
Page 6 Page 8
Contents Description DMA MIIMAC MII MAC Eeprom CPU I/FPCS Duplex LED Rdram Interface Jtag Interface GGP Package Bottom View Signal Ball Name Signal-to-Ball Mapping Signal Names Sorted AlphabeticallyReset Sdma SAD0 Terminal Internal Description Name RESISTOR² Terminal FunctionsJtag interface Control logic interfaceM08TXD7 M08TXD6 M08TXD5 100-/1000-Mbit/s MAC interface Gmii modeTerminal Internal Description Name Resistor Port to not support pause frames Pulldown 10-/100-Mbit/s MAC interface MII mode ports 0±7M00RENEG M01RENEG M04TCLK M05TCLK M06TCLK M07TCLK AD4 ThunderSWITCH II 9-PORT 100-/1000-MBIT/S ETHERNET SwitchMII management interface Rdram interface Eeprom interface DIO interfaceLED interface Power supply100-/1000-Mbit/s port PCS LED interface DIO Internal Register Address Map DIO interface descriptionByte DIO Address TNETX4090 ThunderSWITCH II 9-PORT 100-/1000-MBIT/S ETHERNETVLAN1QID VLAN0QID VLAN37QID VLAN36QID TNETX4090 PCS8Status PCS8Control 0x0700 DIO interface description Tail Port StatisticsPort no Head Statistic Even ODD Ports 0x90Ex Port no Head Statistic TailReceiving/transmitting management frames DMA Interface SignalsSignal Description Address-Lookup StatisticsIeee Std 802.1Q Vlan tags on the NM port State of DIO signal terminals during hardware resetDIO Interface During Hardware Reset DIO Interface State During Hardware ResetCRC Vlan IDFCS Tpid TCITNETX4090 Interrupt processing PHY management interfaceFull-duplex NM port NM bandwidth and priorityMAC interface Receive versus transmit priority Adaptive performance optimization APOInterframe gap enforcement BackoffSpeed, duplex, and flow-control negotiation 10-/100-Mbit/s MII ports 0±7100-Mbit/s Port Negotiation With the TNETE2104 100-/1000-Mbit/s PHY interface port Outcome Port 8 Duplex Negotiation in MII ModePort 8 Pause Negotiation in MII Mode Full-duplex hardware flow controlPretag on transmission Pretagging and extended port awarenessM08GTCLK M08TXEN BIT Name Function Transmit Pretag Bit DefinitionsPretag on reception Learning Format Receive Pretag Bit DefinitionsTNETX4090 RXD Flow COL TXD Directed Format Receive Pretag Bit DefinitionsRing-cascade topology RXD Flow COL TXDRing-Topology Connectivity Switch TerminalM08GTCLK M08TXEN M08RXDV Edio TNETX4090 Eclk SCL SDAGND Interaction of Eeprom load with the SIO register Outcome Stop Load Initd ² Fault LED EclkSummary of Eeprom load outcomes State Display Compatibility with future device revisionsPort LED States Collision LED StatesMulti-LED display PCS duplex LEDLED Status Bit Definitions and Shift Order Lamp testSout SCHAIN0 Txclk Vref Rxclk VDD BUS Enable GND BUS Ctrl Rdram SINBUS Enable GND Rdram BUS Ctrl SIN TNETX4090 VCC NC Txclk Vref Rxclk VDDJtag Bist Status Jtag Instruction OpcodesHighz instruction Racbist instructionVlan support Frame routingIale Spanning-tree support Address maintenanceIeee Std 802.1Q tags ± reception Ieee Std 802.1Q header ± transmissionAging algorithms Frame-Routing Algorithm SPWS044E ± December 1997 ± Revised August Port routing code Removal of source port Port trunking/load sharingExtended port awareness Port trunking exampleTrunk Group 0 Port Membership Trunk0Ports Register Trunk Group 1 Port Membership Trunk1Ports RegisterFlow control System test capabilities Other flow-control mechanismsHardware flow control Multicast limitInternal wrap test Reading RdramPHY TNETX4090 Duplex wrap testMIN NOM MAX Unit Recommended operating conditionsReset see Figure Jtag interface Control signalsTiming requirements over recommended operating conditions PMA receive see Figure Physical medium attachment interface port ReceivePMA transmit see Figure TransmitGmii receive see Figure Gmii portGmii transmit see Figure Gmii Clock PMA and Gmii clock see FigureMII receive see Figure MII ports 0±8MII clock see Figure MII transmit see FigureDbusctrl Dbusen Rdram interfaceRdram see Figure Dtxclk DrxclkDIO and DMA writes see Figure DIO interfaceSCS Srnw SAD1±SAD0 Sdma SDATA7± SDATA0 Srdy Sint SCS Srnw SAD1±SAD0 Sdma SDATA7± SDATA0 Srdy DIO and DMA reads see FigureEeprom writes see Figure Eeprom interfaceEeprom reads see Figure LED see Figure LED interfaceLedclk Leddata VOL VOHTTL Output Macro Propagation-Delay-Time Voltage Waveforms 50% Lvcmos VDD VOHVOL VDD Mechanical Data TBD TNETX4090GGP Obsolete BGAImportant Notice
Top Page Image Contents