Texas Instruments TNETX4090 specifications Recommended operating conditions, MIN NOM MAX Unit

Page 60

TNETX4090

ThunderSWITCH II 9-PORT 100-/1000-MBIT/S ETHERNET SWITCH

SPWS044E ± DECEMBER 1997 ± REVISED AUGUST 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)²

Supply voltage range, VDD(2.5) (see Note 1)	. . . . . . . . . . . . . . ±0.5 V to 2.7 V
Supply voltage range, VDD(3.3) (see Note 1)	. . . . . . . . . . . . . . ±0.5 V to 3.6 V
Supply voltage range, VDDa (see Note 1)	. . . . . . . . . . . . . . ±0.5 V to 2.7 V
Supply voltage range, DVREF (see Note 1)	. . . . . . . . . . . . . . . . . 1 V to 2.2	V
Input voltage range, VI	. . . . ±0.5 V to VDD(3.3) + 0.4	V
Output voltage range, VO	. . . . ±0.5 V to VDD(3.3) + 0.5	V
Input voltage range (RSL), VIR	DVREF ± 0.35 to DVREF + 0.8
Output voltage range (RSL), VOR	. . . . . . . . . . . . . . 0.0 to VDD(2.5)
Thermal impedance, junction-to-ambient package, ZθJA: Airflow = 0	. . . . . . . . . . . . . . . . . . 11.11°C/W
Airflow = 100 ft/min	. . . . . . . . . . . . . . . . . 9.61°C/W
Thermal impedance, junction-to-case package, ZθJC	. . . . . . . . . . . . . . . . . . 0.94°C/W
Operating case temperature range, TC	. . . . . . . . . . . . . . . . 0°C to 70°C
Storage temperature range, Tstg	. . . . . . . . . . . . . ±65°C to 150°C

²Stresses beyond those listed under ªabsolute maximum ratingsº can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under ªrecommended operating conditionsº is not

implied. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability. NOTE 1: All voltage values are with respect to GND.

recommended operating conditions

					MIN	NOM	MAX	UNIT

VDD(2.5)	Supply voltage				2.5	2.6	2.7	V
VDD(3.3)	Supply voltage				3	3.3	3.6	V
DVREF	RSL reference voltage				1.8	2.0	2.2	V

VI	Input voltage				0		VDD(3.3)	V
VO	Output voltage				0		VDD(3.3)	V
VIH	High-level input voltage				2		VDD(3.3)	V
VIL	Low-level input voltage (see Note 2)				0		0.8	V
IOH	High-level output current						±2	mA
IOL	Low-level output current (except						2	mA
IOL	Low-level output current (except		LED_DATA)				2	mA
IOL		(terminal AE19)			0		8	mA
IOL	LED_DATA	(terminal AE19)			0		8	mA
VIHR	High-level input voltage (RSL)				DVREF+0.35		DVREF+0.8	V
VILR	Low-level input voltage (RSL) (see Note 2)				DVREF±0.35		DVREF±0.8	V
IOHR	High-level output current (RSL)				±10		10	∝A
IOLR	Low-level output current (RSL)				0		80	mA

NOTE 2: The algebraic convention, in which the more-negative (less-positive) limit is designated as a minimum, is used for logic-voltage levels only.

60	POST OFFICE BOX 655303 •DALLAS, TEXAS 75265

Image 60

Contents Description MII MAC MIIMAC Eeprom CPU I/F DMAPCS Duplex LED Rdram Interface Jtag Interface GGP Package Bottom View Signal-to-Ball Mapping Signal Names Sorted Alphabetically Signal Ball NameReset Sdma SAD0 Terminal Functions Jtag interfaceControl logic interface Terminal Internal Description Name RESISTOR²100-/1000-Mbit/s MAC interface Gmii mode M08TXD7 M08TXD6 M08TXD5Terminal Internal Description Name Resistor Port to not support pause frames 10-/100-Mbit/s MAC interface MII mode ports 0±7 PulldownM00RENEG M01RENEG ThunderSWITCH II 9-PORT 100-/1000-MBIT/S ETHERNET Switch M04TCLK M05TCLK M06TCLK M07TCLK AD4MII management interface Rdram interface DIO interface Eeprom interfacePower supply LED interface100-/1000-Mbit/s port PCS LED interface DIO interface description DIO Internal Register Address MapByte DIO Address ThunderSWITCH II 9-PORT 100-/1000-MBIT/S ETHERNET TNETX4090VLAN1QID VLAN0QID VLAN37QID VLAN36QID TNETX4090 PCS8Status PCS8Control 0x0700 DIO interface description Port Statistics TailPort no Head Statistic Even ODD Ports Port no Head Statistic Tail 0x90ExDMA Interface Signals Signal DescriptionAddress-Lookup Statistics Receiving/transmitting management framesState of DIO signal terminals during hardware reset DIO Interface During Hardware ResetDIO Interface State During Hardware Reset Ieee Std 802.1Q Vlan tags on the NM portVlan ID FCSTpid TCI CRCTNETX4090 PHY management interface Full-duplex NM portNM bandwidth and priority Interrupt processingMAC interface Adaptive performance optimization APO Interframe gap enforcementBackoff Receive versus transmit priority10-/100-Mbit/s MII ports 0±7 Speed, duplex, and flow-control negotiation100-Mbit/s Port Negotiation With the TNETE2104 100-/1000-Mbit/s PHY interface port Port 8 Duplex Negotiation in MII Mode Port 8 Pause Negotiation in MII ModeFull-duplex hardware flow control OutcomePretagging and extended port awareness Pretag on transmissionM08GTCLK M08TXEN Transmit Pretag Bit Definitions Pretag on receptionLearning Format Receive Pretag Bit Definitions BIT Name FunctionDirected Format Receive Pretag Bit Definitions Ring-cascade topologyRXD Flow COL TXD TNETX4090 RXD Flow COL TXDSwitch Terminal Ring-Topology ConnectivityM08GTCLK M08TXEN M08RXDV SCL SDA Edio TNETX4090 EclkGND Outcome Stop Load Initd ² Fault LED Eclk Interaction of Eeprom load with the SIO registerSummary of Eeprom load outcomes Compatibility with future device revisions Port LED StatesCollision LED States State DisplayPCS duplex LED LED Status Bit Definitions and Shift OrderLamp test Multi-LED displayBUS Enable GND BUS Ctrl Rdram SIN BUS Enable GND Rdram BUS Ctrl SINTNETX4090 VCC NC Txclk Vref Rxclk VDD Sout SCHAIN0 Txclk Vref Rxclk VDDJtag Instruction Opcodes Highz instructionRacbist instruction Jtag Bist StatusFrame routing Vlan supportIale Address maintenance Ieee Std 802.1Q tags ± receptionIeee Std 802.1Q header ± transmission Spanning-tree supportAging algorithms Frame-Routing Algorithm SPWS044E ± December 1997 ± Revised August Port routing code Port trunking/load sharing Removal of source portPort trunking example Trunk Group 0 Port Membership Trunk0Ports RegisterTrunk Group 1 Port Membership Trunk1Ports Register Extended port awarenessFlow control Other flow-control mechanisms Hardware flow controlMulticast limit System test capabilitiesReading Rdram Internal wrap testDuplex wrap test PHY TNETX4090Recommended operating conditions MIN NOM MAX UnitJtag interface Control signals Reset see FigureTiming requirements over recommended operating conditions Physical medium attachment interface port Receive PMA receive see FigureTransmit PMA transmit see FigureGmii port Gmii receive see FigureGmii transmit see Figure PMA and Gmii clock see Figure Gmii ClockMII ports 0±8 MII receive see FigureMII transmit see Figure MII clock see FigureRdram interface Rdram see FigureDtxclk Drxclk Dbusctrl DbusenDIO interface DIO and DMA writes see FigureSCS Srnw SAD1±SAD0 Sdma SDATA7± SDATA0 Srdy Sint DIO and DMA reads see Figure SCS Srnw SAD1±SAD0 Sdma SDATA7± SDATA0 SrdyEeprom interface Eeprom writes see FigureEeprom reads see Figure LED interface LED see FigureLedclk Leddata VOH VOLTTL Output Macro Propagation-Delay-Time Voltage Waveforms VDD VOH 50% LvcmosVOL VDD Mechanical Data TNETX4090GGP Obsolete BGA TBDImportant Notice