Texas Instruments TNETX4090 specifications Frame routing, Vlan support, Iale

Page 48

TNETX4090

ThunderSWITCH II9-PORT 100-/1000-MBIT/S ETHERNETSWITCH

SPWS044E ± DECEMBER 1997 ± REVISED AUGUST 1999

frame routing

VLAN support

The internal routing engine supports the IEEE Std 802.1Q VLANs as shown in Figure 11 and described in the following paragraphs.

 

 

Receive

 

 

 

 

 

 

 

 

Record

 

 

 

 

 

IEEE Std

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Non-

 

 

 

 

 

 

 

 

Number

 

 

 

 

 

802.1Q

 

 

 

 

Reset to

 

VLAN

ADDR

Port Information

 

 

 

 

 

IEEE Std

 

 

 

 

 

 

 

Format

 

 

 

 

VLAN and

 

 

Port Numbers,

 

 

 

 

 

802.1Q

 

 

All 0s

 

 

 

Reset is

 

Frame

 

 

 

 

 

 

 

 

 

 

Format

 

 

 

 

 

 

Ethernet

 

 

Time Stamps

 

 

Header

 

 

 

 

 

 

 

 

 

 

 

Don't Care

 

 

 

Frame

 

 

 

 

 

 

Addresses

 

 

Locked, Secure,

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

NBLCK, New

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Source

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

If rxacc = 1

Header

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Header Inserted

Possibly

 

Source Address (SA)

and

 

 

 

 

 

 

If VLAN ID = 0x000

Inserted

Header

Destination Address (DA)

Destination

 

No

Port

 

 

 

 

 

 

 

 

 

 

Lookups

 

 

 

 

 

Inserted

 

 

 

 

 

 

 

VLAN ID Replaced

 

 

 

 

 

 

 

 

 

 

 

 

Match

Information

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Reset 0x0001

 

 

 

 

 

 

SA

 

 

 

 

 

 

 

 

 

 

 

 

 

Source Port's

Inserted

 

 

 

VLANnQID

VLAN

DA

 

 

 

Header

 

 

 

VLAN

 

 

 

 

PortxQTag

VLAN ID

 

VLAN ID

 

Unicast/

 

 

 

 

 

Index

 

 

 

 

 

 

Frame-Routing

Nauto

 

 

 

 

 

Lookup

 

 

Multicast

 

 

 

 

 

 

 

 

 

Algorithm

UnkVLAN

 

 

 

 

 

 

Reset

 

 

UnkUniPorts

 

 

 

 

 

 

 

 

 

 

 

 

Queue

 

 

1st Location:

No Match

 

UnkMultiPorts

Lshare

 

 

 

Manager

 

0x001

 

 

UnkSrcPorts

Nage

SysControl

 

 

 

 

 

UnkVLANPort

 

 

 

 

 

All Others:

 

 

 

 

 

 

 

 

 

 

TxBlockPorts

 

 

 

 

 

 

 

0x000

 

 

Mirror

 

 

 

 

 

 

 

 

RxUniBlockPorts

 

 

 

 

 

 

Source Port Number

 

 

 

 

 

RAM

 

 

 

RxMultiBlockPorts

 

 

 

 

 

 

 

 

 

MirrorPort

 

 

 

 

 

 

 

 

 

 

 

 

Destination

 

 

 

 

Port Routing Code

 

UplinkPort

 

 

 

 

 

 

 

TrunkMapx

Disable

All Ports

Port's

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TrunkxPorts

 

Queue

 

 

 

 

 

 

PortxControl

PortxQTag

 

 

 

 

 

 

NLearnPorts

 

 

 

 

 

 

 

 

 

 

 

Manager

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VLAN

 

 

 

 

 

 

 

 

 

 

Ports

 

 

 

 

Header

 

 

 

 

Reset to

VLANnPorts

 

 

 

 

 

 

 

 

 

 

 

 

Compare

 

 

 

IALE

 

All 1s

 

 

 

VLAN IDs

Header

 

Header

 

 

 

 

 

 

 

 

Stripped

 

 

 

 

 

 

 

 

Retained

 

 

 

 

 

 

If (equal or

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

txacc = 1)

IEEE Std

 

 

 

 

 

 

 

 

Then Strip Header,

 

Non-

 

 

 

 

 

 

802.1Q

 

 

 

 

 

 

 

Otherwise,

IEEE Std

 

 

 

 

 

 

Format

 

 

 

 

 

 

Keep Header

 

802.1Q

 

 

 

 

 

 

Frame

 

 

 

 

 

 

 

 

 

 

 

Format

 

 

 

 

 

 

 

Header

 

 

 

 

 

 

 

 

 

Frame

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Transmit

Figure 11. VLAN Overview

48

POST OFFICE BOX 655303 •DALLAS, TEXAS 75265

Page 47 Page 49
Image 48
Page 47 Page 49
Contents Description MII MAC MIIMAC Eeprom CPU I/F DMAPCS Duplex LED Rdram Interface Jtag Interface GGP Package Bottom View Signal-to-Ball Mapping Signal Names Sorted Alphabetically Signal Ball NameReset Sdma SAD0 Terminal Functions Jtag interfaceControl logic interface Terminal Internal Description Name RESISTOR²100-/1000-Mbit/s MAC interface Gmii mode M08TXD7 M08TXD6 M08TXD5Terminal Internal Description Name Resistor Port to not support pause frames 10-/100-Mbit/s MAC interface MII mode ports 0±7 PulldownM00RENEG M01RENEG ThunderSWITCH II 9-PORT 100-/1000-MBIT/S ETHERNET Switch M04TCLK M05TCLK M06TCLK M07TCLK AD4MII management interface Rdram interface DIO interface Eeprom interfacePower supply LED interface100-/1000-Mbit/s port PCS LED interface DIO interface description DIO Internal Register Address MapByte DIO Address ThunderSWITCH II 9-PORT 100-/1000-MBIT/S ETHERNET TNETX4090VLAN1QID VLAN0QID VLAN37QID VLAN36QID TNETX4090 PCS8Status PCS8Control 0x0700 DIO interface description Port Statistics TailPort no Head Statistic Even ODD Ports Port no Head Statistic Tail 0x90ExDMA Interface Signals Signal DescriptionAddress-Lookup Statistics Receiving/transmitting management framesState of DIO signal terminals during hardware reset DIO Interface During Hardware ResetDIO Interface State During Hardware Reset Ieee Std 802.1Q Vlan tags on the NM portVlan ID FCSTpid TCI CRCTNETX4090 PHY management interface Full-duplex NM portNM bandwidth and priority Interrupt processingMAC interface Adaptive performance optimization APO Interframe gap enforcementBackoff Receive versus transmit priority10-/100-Mbit/s MII ports 0±7 Speed, duplex, and flow-control negotiation100-Mbit/s Port Negotiation With the TNETE2104 100-/1000-Mbit/s PHY interface port Port 8 Duplex Negotiation in MII Mode Port 8 Pause Negotiation in MII ModeFull-duplex hardware flow control OutcomePretagging and extended port awareness Pretag on transmissionM08GTCLK M08TXEN Transmit Pretag Bit Definitions Pretag on receptionLearning Format Receive Pretag Bit Definitions BIT Name FunctionDirected Format Receive Pretag Bit Definitions Ring-cascade topologyRXD Flow COL TXD TNETX4090 RXD Flow COL TXDSwitch Terminal Ring-Topology ConnectivityM08GTCLK M08TXEN M08RXDV SCL SDA Edio TNETX4090 EclkGND Outcome Stop Load Initd ² Fault LED Eclk Interaction of Eeprom load with the SIO registerSummary of Eeprom load outcomes Compatibility with future device revisions Port LED StatesCollision LED States State DisplayPCS duplex LED LED Status Bit Definitions and Shift OrderLamp test Multi-LED displayBUS Enable GND BUS Ctrl Rdram SIN BUS Enable GND Rdram BUS Ctrl SINTNETX4090 VCC NC Txclk Vref Rxclk VDD Sout SCHAIN0 Txclk Vref Rxclk VDDJtag Instruction Opcodes Highz instructionRacbist instruction Jtag Bist StatusFrame routing Vlan supportIale Address maintenance Ieee Std 802.1Q tags ± receptionIeee Std 802.1Q header ± transmission Spanning-tree supportAging algorithms Frame-Routing Algorithm SPWS044E ± December 1997 ± Revised August Port routing code Port trunking/load sharing Removal of source portPort trunking example Trunk Group 0 Port Membership Trunk0Ports RegisterTrunk Group 1 Port Membership Trunk1Ports Register Extended port awarenessFlow control Other flow-control mechanisms Hardware flow controlMulticast limit System test capabilitiesReading Rdram Internal wrap testDuplex wrap test PHY TNETX4090Recommended operating conditions MIN NOM MAX UnitJtag interface Control signals Reset see FigureTiming requirements over recommended operating conditions Physical medium attachment interface port Receive PMA receive see FigureTransmit PMA transmit see FigureGmii port Gmii receive see FigureGmii transmit see Figure PMA and Gmii clock see Figure Gmii ClockMII ports 0±8 MII receive see FigureMII transmit see Figure MII clock see FigureRdram interface Rdram see FigureDtxclk Drxclk Dbusctrl DbusenDIO interface DIO and DMA writes see FigureSCS Srnw SAD1±SAD0 Sdma SDATA7± SDATA0 Srdy Sint DIO and DMA reads see Figure SCS Srnw SAD1±SAD0 Sdma SDATA7± SDATA0 SrdyEeprom interface Eeprom writes see FigureEeprom reads see Figure LED interface LED see FigureLedclk Leddata VOH VOLTTL Output Macro Propagation-Delay-Time Voltage Waveforms VDD VOH 50% LvcmosVOL VDD Mechanical Data TNETX4090GGP Obsolete BGA TBDImportant Notice
Top Page Image Contents