Priority Level | AMD Am188TMER, Am186TMER specs

Bits 2–0: Priority Level (PR2–PR0)—This field determines the priority of INT0 or INT1 relative to the other interrupt signals, as shown in Table 8-3, “Priority Level,” on page 8-15.

Table 8-3	Priority Level

	Priority	PR2–PR0

	(High) 0	0 0 0b

	1	0 0 1b

	2	0 1 0b

	3	0 1 1b

	4	1 0 0b

	5	1 0 1b

	6	1 1 0b

	(Low) 7	1 1 1b

Interrupt Control Unit

8-15

Image 103

AMD Am188TMER, Am186TMER user manual Priority Level

Contents

Am186äER and Am188äER Microcontrollers User’s Manual Advanced Micro Devices, Inc. All rights reserved Documentation and Literature Customer ServiceIf YOU have QUESTIONS, WE’RE Here to Help YOU Hotline and World Wide Web SupportPage Table of Contents Chip Select Unit Timer Control Unit Chapter DMA Controller Viii Table of Contents PCS MCS List of Figures Figure A-1 Processor Release Level PRL Register High-Order Byte Values List of Tables Xii Table of Contents Intended Audience Introduction and OverviewDesign Philosophy Purpose of this Manual E86 Microcontroller Family AMD Documentation KEY Features and Benefits Features and PerformanceFeatures and Performance Distinctive Characteristics Features and Performance Am186ER Microcontroller Block Diagram Am188ER Microcontroller Block Diagram Clock Generation Application Considerations Serial Communications Port Memory Interface THIRD-PARTY Development Support Products Register SET ProgrammingProgramming Bits 15-12 -Reserved Processor Status Flags Register Bit 1 Reserved Memory Organization and Address GenerationBit 5 Reserved Bit 3 Reserved Instruction SET I/O Space Mnemonic Instruction Name Instruction Set JB/JNAE OUT Segment Register Implicit Segment Selection Rule SegmentsData Types Segment Register Selection Rules Supported Data Types Memory Operands Memory Addressing Mode ExamplesAddressing Modes Register and Immediate Operands A19-A0 Address Bus output, three-state, synchronous System OverviewPIN Descriptions Pin Terminology Aden Address Latch Enable output, synchronous Three-state, output, synchronous Bus High Enable, Am186ER Microcontroller OnlyAddress Enable, Am186ER Microcontroller Only Asynchronous Ready input, asynchronous, level-sensitive DMA Requests input, synchronous, level-sensitive Data Enable output, three-state, synchronousClock Output a output, synchronous Clock Output B output, synchronous Slave Select input, asynchronous Bus Hold Request input, synchronous, level-sensitiveMaskable Interrupt Request 0 input, asynchronous Maskable Interrupt Request 1 input, asynchronous Interrupt Acknowledge 1 output, synchronous Maskable Interrupt Request 2 input, asynchronousInterrupt Acknowledge 0 output, synchronous Maskable Interrupt Request 3 input, asynchronous Automatic Refresh output, synchronous Once Mode Request 0 inputMidrange Memory Chip Select Output, synchronous, internal pullup Peripheral Chip Select 6 output, synchronous Peripheral Chip Selects output, synchronousPeripheral Chip Select 5 output, synchronous Latched Address Bit 1 output, synchronous System Overview PIO Pin Assignments-Numeric Listing PIO No Associated Pin Power-On Reset Status PIO Pin Assignments-Alphabetic Listing Associated Pin PIO No Power-On Reset Status Refresh 2 three-state, output, synchronous Reset input, asynchronous, level-sensitiveAddress Enable input, internal pullup Read Strobe output, synchronous, three-state Bus Cycle Status Bit 6 output, synchronous Internal Memory Disable input, internal pullupShow Read Enable input, internal pullup Bus Cycle Status output, three-state, synchronous Serial Data input/output, synchronous Serial Data Enables output, synchronousTimer Input 0 input, synchronous, edge-sensitive Serial Clock output, synchronous, three-state Once Mode Request 1 input, internal pullup Timer Input 1 input, synchronous, edge-sensitiveTimer Output 0 output, synchronous Timer Output 1 output, synchronous Write Low Byte, Am186ER Microcontroller Only Power Supply inputWrite High Byte, Am186ER Microcontroller Only Output, three-state, synchronous Pins That Are Used by Emulators BUS Operation Clkouta A19-A0 Address AD7-AD0 Pseudo Static RAM Psram Support Byte Write EnablesBUS Interface Unit Nonmultiplexed Address Bus System Overview Min Clock and Power Management UnitPhase-Locked Loop PLL Maximum and Minimum Clock Frequencies Mode X1/X2 External Source Clock Crystal-Driven Clock Source System Clocks Power-Save Operation System Overview Overview Peripheral Control BlockPeripheral Control Block Peripheral Control Block Register Map Timer 1 Count Register Bit 13 Reserved Bit 15 Reserved Reset Configuration Register RESCON, offset F6h Reset Configuration Register RESCON, Offset F6h Bits 7-0 Reserved -Value is undefined Processor Release Level Register PRL, Offset F4h Bits 7-3 Reserved -Read back as Power-Save Control Register PDCON, Offset F0h Divider Factor Initialization and Processor Reset Registers not listed in this table are undefined at reset Peripheral Control Block Chip Select Unit Chip Select Unit Ready and WAIT-STATE Programming Chip Select TimingChip Select Overlap Chip Select Registers Memory Block Starting Upper Memory Chip Select Register UMCS, Offset A0hBit 15 Reserved-Set to Umcs Block Size Programming Values Bits 6 Reserved- Set to Bits 5-3 Reserved- Set to Bits 11-8 Reserved Lmcs Block Size Programming Values Low Memory Chip Select Register LMCS, Offset A2hMemory Block Ending Bits 11-8 Reserved- Set to Midrange Memory Chip Select Register MMCS, offset A6h Midrange Memory Chip Select Register MMCS, Offset A6h Bits 8-3 Reserved -Set to Total Block Individual PCS and MCS Auxiliary Register MPCS, Offset A8hBit 15 Reserved- Set to MCS Block Size Programming Bits 5-3 Reserved -Set to Peripheral Chip Select Register PACS, offset A4h Peripheral Chip Select Register PACS, Offset A4h PCS3-PCS0 Wait-State Encoding Wait States Bits 6-4 Reserved -Set toPCS Address Ranges Line Low High Chip Select Unit Interaction with External RAM Internal MemoryInternal Memory Show Read Enable Internal Memory DisableEmulator and Debug Modes Bits 8-0 Reserved -Set to Internal Memory Chip Select Register IMCS, Offset ACh Internal Memory Refresh Control Unit Refresh Control UnitMemory Partition Register MDRAM, Offset E0h Bits 8-0 Reserved -Read back as Clock Prescaler Register CDRAM, Offset E2h Enable RCU Register EDRAM, Offset E4hBits 14-9 Reserved -Read back as Interrupt Vector Table Interrupt Control UnitDefinitions of Interrupt Terms Interrupt Type Interrupt Priority Interrupt Enable Flag ifMaskable and Nonmaskable Interrupts Interrupt Mask Bit Am186ER and Am188ER Microcontroller Interrupt Types Software ExceptionsOverall Interrupt Conditions and Sequence Nonmaskable Interrupts and Software Interrupt Priority Interrupt PriorityMaskable Hardware Interrupt Priority Nonmaskable Interrupt-NMI Interrupt Type 02h Divide Error Exception Interrupt Type 00hSoftware Exceptions, Traps, and NMI Trace Interrupt Interrupt Type 01h Unused Opcode Exception Interrupt Type 06h Breakpoint Interrupt Interrupt Type 03hInto Detected Overflow Exception Interrupt Type 04h Array Bounds Exception Interrupt Type 05h External Interrupt Acknowledge Bus Cycles Interrupt Acknowledge Interrupt Controller Reset Conditions Fully Nested Mode Master Mode Operation Cascade Mode Interrupt Controller Connections Cascade Mode Operation in a Polled Environment Special Fully Nested ModeEnd-of-Interrupt Write to the EOI Register Master Mode Interrupt Controller Registers Value of I0CON and I1CON at reset is 000Fh Priority Level Bits 15-5 Reserved -Set to INT4 Control Register I4CON, offset 40h 3 INT4 Control Register I4CON, Offset 40h Master Mode Bits 15-4 Reserved -Set to Value of Wdcon at reset is 000Fh Serial Port Interrupt Control Register SPICON, offset 44h Bits 15-5 Reserved -Set to Bit 4 Reserved-Set to 10 Interrupt Status Register INTSTS, offset 30h Interrupt Status Register INTSTS, Offset 30h Master Mode Bits 15-11 Reserved Interrupt Request Register REQST, Offset 2Eh Master Mode 12 In-Service Register INSERV, offset 2Ch In-Service Register INSERV, Offset 2Ch Master Mode Priority Field Mask Master Mode PR2-PR0 Priority Mask Register PRIMSK, Offset 2Ah Master Mode 14 Interrupt Mask Register IMASK, offset 28h Interrupt Mask Register IMASK, Offset 28h Master Mode Bits 14-5 Reserved -Set to Poll Status Register POLLST, Offset 26h Master Mode 16 Poll Register POLL, offset 24h Poll Register POLL, Offset 24h Master Mode Bits 14-5 Reserved End-of-Interrupt Register EOI, Offset 22h Master Mode Slave Mode Interrupt Nesting Slave Mode OperationSlave Mode Interrupt Controller Registers These registers are set to 000Fh on reset 20 Interrupt Status Register INTSTS, offset 30h Interrupt Status Register INTSTS, Offset 30h Slave Mode 21 Interrupt Request Register REQST, offset 2Eh Interrupt Request Register REQST, Offset 2Eh Slave Mode 22 In-Service Register INSERV, offset 2Ch In-Service Register INSERV, Offset 2Ch Slave Mode Priority Field Mask Slave Mode PR2-PR0 Priority Mask Register PRIMSK, Offset 2Ah Slave Mode 24 Interrupt Mask Register IMASK, offset 28h Interrupt Mask Register IMASK, Offset 28h Slave Mode 25 Specific End-of-Interrupt Register EOI, offset 22h Bits 15-3 Reserved -Write as Bits 15-8 Reserved -Read as Interrupt Vector Register INTVEC, Offset 20h Slave ModeBits 2-0 Reserved -Read as Interrupt Control Unit Programmable Registers Timer Control UnitTimer Control Unit Register Summary Offsetfrom Timer Control Unit Timer Operating Frequency Bits 11-6 Reserved -Set to Timer Control Unit Bits 12-6 Reserved -Set to Timer 2 Mode and Control Register T2CON, Offset 66hBits 4-1 Reserved -Set to TC15-TC0 Value of these registers at reset is undefined Timer Control Unit DMA Controller 10-1 DMA ControllerDMA Operation DMA Controller Register Summary Offsetfrom 10-2 DMA Controller Programmable DMA Registers DMA Controller 10-3 DMA Control Registers D0CON, Offset CAh, D1CON, Offset DAh Sync Type Synchronization Type10-4 DMA Controller DMA Controller 10-5 DMA Transfer Count Registers D0TC, D1TC, offsets C8h and D8h 10-6 DMA Controller DMA Controller 10-7 10-8 DMA Controller DMA Controller 10-9 10-10 DMA Controller DMA Requests DMA Controller 10-11 Synchronization TimingSource Synchronization Timing Destination Synchronization Timing 10-12 DMA Controller DMA AcknowledgeDMA Priority DMA Programming DMA Controller 10-13 DMA Channels on Reset 10-14 DMA Controller Asynchronous Serial Port Register Summary Offsetfrom Asynchronous Serial PortAsynchronous Serial Port 11-1 11-2 Asynchronous Serial Port Serial Port Control Register SPCT, Offset 80h Asynchronous Serial Port 11-3 Parity Mode Bit Settings Bits 15-7 Reserved -Set to Serial Port Status Register SPSTS, Offset 82h11-4 Asynchronous Serial Port Bits 15-8 Reserved Serial Port Transmit Data Register SPTD, Offset 84hAsynchronous Serial Port 11-5 11-6 Asynchronous Serial Port Serial Port Receive Data Register SPRD, Offset 86h Asynchronous Serial Port 11-7 Serial Port Baud Rate Divisor Register SPBAUD, Offset 88h 11-8 Asynchronous Serial Port Synchronous Serial Interface Register Summary Offset from Synchronous Serial InterfaceSynchronous Serial Interface 12-1 12-2 Synchronous Serial Interface Four-Pin Interface Synchronous Serial Interface 12-3 Synchronous Serial Status Register SSS, Offset 10h Bits 15-6 Reserved -Set to Synchronous Serial Control Register SSC, Offset 12hBits 3-2 Reserved -Set to Synchronous Serial Interface 12-5 Bits 15-8 Reserved -Set to 12-6 Synchronous Serial Interface Synchronous Serial Receive Register SSR, Offset 18h Synchronous Serial Interface 12-7 SSI Programming Synchronous Serial Interface Multiple Read Synchronous Serial Interface Multiple Write Programmable I/O Pins 13-1 Programmable I/O Pins 13-2 Registers PIOMODE1, 76h PDIR0, 78h PDATA0, 7Ah PIO Mode and PIO Direction Settings Pin Function PIO Mode RegistersPIO Mode 1 Register PIOMODE1, Offset 76h PIO Mode 0 Register PIOMODE0, Offset 70h 13-4 PIO Direction RegistersPIO Direction 1 Register PDIR1, Offset 78h PIO Direction 0 Register PDIR0, Offset 72h PIO Data Register 0 PDATA0, Offset 74h Programmable I/O Pins 13-5PIO Data Registers PIO Data Register 1 PDATA1, Offset 7Ah 13-6 Register Summary Register Summary Rescon T1CMPB Figure A-1 Internal Register Summary Memory Partition Register Mdram DMA 0 Control Register D0CON Internal Memory Chip Select Register Imcs Serial Port Baud Rate Divisor Register Spbaud PMODE15-PMODE0 Timer 2 Maxcount Compare a Register T2CMPA Timer 0 Maxcount Compare B Register T0CMPB Sfnm Interrupt Request Register Reqst Master Mode Interrupt Request Register Reqst Slave Mode Interrupt Mask Register Imask Interrupt Vector Register Intvec Slave Mode Index Index Index Index Index Index Index Index Index Index Index