Manuals / Intel / Computer Equipment / Switch

Intel IXF1104 manual Mdio Address, Mdio Register Descriptions, Clear When Done, MDC Generation

Models: IXF1104

1 231
Download 231 pages 58.73 Kb
Page 100
Image 100

Intel® IXF1104 4-Port Gigabit Ethernet Media Access Controller

5.5.1MDIO Address

The 5-bit PHY address for the MDIO transactions can be set in the “MDIO Single Command

($0x680)". Bits 5:2 of the PHY address are fixed to a value of 0. Bits 1 and 0 are programmable in bits 9 and 8 of “MDIO Single Command ($0x680)".

5.5.2MDIO Register Descriptions

For complete information on the MDI registers, refer to the Table 142 “MDIO Single Command ($0x680)” on page 211, Table 143 “MDIO Single Read and Write Data ($0x681)” on page 211, Table 144 “Autoscan PHY Address Enable ($0x682)” on page 212, and Table 145 “MDIO Control ($0x683)” on page 212.

5.5.3Clear When Done

The MDI Command register bit, in the “MDIO Single Command ($0x680)", clears upon command completion and is set by the user to start the requested single MDIO Read or Write operation. This bit is cleared automatically upon operation completion.

5.5.4MDC Generation

The MDC clock is used for the MDIO/MDC interface. The frequency of the MDC clock is selectable by setting bit 0, MDC Speed, in an IXF1104 MAC configuration register (see Table 145 “MDIO Control ($0x683)” on page 212).

5.5.4.1MDC High-Frequency Operation

The high-frequency MDC is 18 MHz, derived from the 125-MHz system clock by dividing the frequency by 7.

The duty cycle is as follows:

•MDC High duration: 3 x (1/125 MHz) = 3 x 8 ns = 24 ns

•MDC Low duration: 4 x (1/125 MHz) = 4 x 8 ns = 32 ns

•MDC runs continuously after reset

Refer to Figure 41 “MDC High-Speed Operation Timing” on page 145 for the high-frequency MDC timing diagram.

5.5.4.2MDC Low-Frequency Operation

The low-frequency MDC is 2.5 MHz, which is derived from the 125-MHz system clock by dividing the frequency by 50.

The duty cycle is as follows:

•MDC High duration: 25 x (1/125 MHz) = 25 x 8 ns = 200 ns

•MDC Low duration: 25 x (1/125 MHz) = 25 x 8 ns = 200 ns

•MDC runs continuously after reset

Datasheet

100

Document Number: 278757

Revision Number: 009

Revision Date: 27-Oct-2005

Page 99 Page 101
Page 100
Image 100
Intel IXF1104 manual Mdio Address, Mdio Register Descriptions, Clear When Done, MDC Generation
Page 99 Page 101

IXF1104 specifications

The Intel IXF1104 is a cutting-edge Network Interface Controller (NIC) designed to meet the needs of high-speed communication in modern networking environments. As the demand for bandwidth-intensive applications continues to grow, Intel's IXF1104 is engineered to deliver exceptional performance, reliability, and scalability, making it an ideal choice for data centers and enterprise networks.

One of the main features of the IXF1104 is its support for high-speed Ethernet connectivity, providing up to 100 Gbps throughput. This capability allows organizations to handle large amounts of data traffic efficiently, accommodating everything from cloud computing to big data analytics. The NIC utilizes advanced packet processing technology which ensures minimal latency, enhancing the overall user experience.

The IXF1104 is built on a robust architecture that integrates Intel's latest processing technologies. It incorporates a multi-core processing engine that allows for parallel processing of network packets, improving the handling of simultaneous network requests. This architecture also supports offloading features, freeing up CPU resources for other critical tasks, which optimizes system performance.

In terms of technologies, the IXF1104 supports a variety of standards including Ethernet and Fiber Channel, making it versatile across different networking environments. Its compatibility with industry-standard networking protocols ensures that it can easily integrate into existing frameworks, facilitating seamless upgrades and expansions.

Another significant characteristic of the IXF1104 is its energy efficiency. With Intel’s focus on sustainability, this NIC is designed to consume less power relative to its performance output, thereby reducing overall operational costs for organizations. It employs dynamic power management features that adjust power usage based on demand, which is especially beneficial in large-scale deployments.

Additionally, security features are woven into the IXF1104 design, protecting sensitive data from potential threats. Hardware-based security functions, including encryption capabilities and secure boot processes, ensure that the NIC can safeguard data integrity against unauthorized access.

Overall, the Intel IXF1104 stands out in the crowded NIC market by offering high-performance capabilities, energy efficiency, and robust security features. Its combination of advanced technologies and characteristics positions it as a strategic asset for modern networks, empowering organizations to achieve their connectivity and performance goals in an increasingly data-driven world.