Intel® IXF1104 4-Port Gigabit Ethernet Media Access Controller

8.4.1MAC Control Registers

Table 70 through Table 92 “Port Multicast Address ($ Port_Index +0x1A – +0x1B)” on page 173 provide details on the control and status registers associated with each MAC port. The register address is ‘Port_index + 0x**’, where the port index is set at any value from 0x0 through 0x5. All registers are 32-bit. The unused bits of the registers are read-only and are set permanently to zero.

Table 70. Station Address ($ Port_Index +0x00 – +0x01)

Name

Description

Address

Type1

Default

 

 

 

 

 

 

Source MAC address bit 31-0.

 

 

 

Station Address

This address is inserted in the source address

Port_Index

 

 

field when transmitting pause frames, and is also

R/W

0x0000000

Low

+ 0x00

used to compare against unicast pause frames

 

 

 

 

 

 

 

at the receiving side.

 

 

 

 

 

 

 

 

 

Source MAC address bit 47-32.

 

 

 

 

This address is inserted in the source address

 

 

 

Station Address

field when transmitting pause frames, and is also

Port_Index

R/W

0x00000000

High

used to compare against unicast pause frames

+ 0x01

 

 

 

at the receiving side. Bits 15:0 of this register are

 

 

 

 

assigned to bits 47:32 of the station address.

 

 

 

 

 

 

 

 

1. RO = Read Only, No clear on Read; R = Read, Clear on Read; W = Write only; R/W = Read/Write, No clear; R/W/C = Read/Write, Clear on Write

Table 71. Desired Duplex ($ Port_Index + 0x02)

Bit

Name

 

Description

Type1

Default

 

 

 

 

 

Register Description: Chooses between half-duplex and full-duplex operation in RGMII

 

100 Mbps or 10 Mbps mode only.

 

 

 

0x00000001

This register must be set to the default value of 1 and must not be changed when operating in

 

RGMII 1000 Mbps, GMII, or fiber mode.

 

 

 

 

 

 

 

 

31:1

Reserved

 

Reserved

R

0x00000000

 

 

 

 

 

 

 

 

 

 

0 =

Half-duplex

 

 

 

 

 

1 =

Full-duplex

 

 

0

Duplex Select

 

NOTE: Half-duplex operation applies only to

R/W

1

 

10/100 Mbps speed on copper media in RGMII

 

 

 

 

 

 

 

 

mode only. Gigabit speed on either media requires

 

 

 

 

 

full-duplex.

 

 

 

 

 

 

 

 

 

1. RO = Read Only, No clear on Read; R = Read, Clear on Read; W = Write only; R/W = Read/Write, No clear; R/W/C = Read/Write, Clear on Write

Table 72. FD FC Type ($ Port_Index + 0x03)

Name

Description

Address

Type1

Default

 

 

 

 

 

 

This value fills the Type field of the Transmitted

Port_Index

 

 

FD FC Type

Pause frames. Only bits 15:0 of this register are

R/W

0x00008808

+ 0x03

 

used.

 

 

 

 

 

 

 

 

 

 

 

1. RO = Read Only, No clear on Read; R = Read, Clear on Read; W = Write only; R/W = Read/Write, No clear; R/W/C = Read/Write, Clear on Write

163

Datasheet

Document Number: 278757

Revision Number: 009

Revision Date: 27-Oct-2005

Page 162 Page 164
Page 163
Image 163
Intel IXF1104 manual MAC Control Registers, Station Address $ PortIndex +0x00 +0x01, Desired Duplex $ PortIndex +
Page 162 Page 164

IXF1104 specifications

The Intel IXF1104 is a cutting-edge Network Interface Controller (NIC) designed to meet the needs of high-speed communication in modern networking environments. As the demand for bandwidth-intensive applications continues to grow, Intel's IXF1104 is engineered to deliver exceptional performance, reliability, and scalability, making it an ideal choice for data centers and enterprise networks.

One of the main features of the IXF1104 is its support for high-speed Ethernet connectivity, providing up to 100 Gbps throughput. This capability allows organizations to handle large amounts of data traffic efficiently, accommodating everything from cloud computing to big data analytics. The NIC utilizes advanced packet processing technology which ensures minimal latency, enhancing the overall user experience.

The IXF1104 is built on a robust architecture that integrates Intel's latest processing technologies. It incorporates a multi-core processing engine that allows for parallel processing of network packets, improving the handling of simultaneous network requests. This architecture also supports offloading features, freeing up CPU resources for other critical tasks, which optimizes system performance.

In terms of technologies, the IXF1104 supports a variety of standards including Ethernet and Fiber Channel, making it versatile across different networking environments. Its compatibility with industry-standard networking protocols ensures that it can easily integrate into existing frameworks, facilitating seamless upgrades and expansions.

Another significant characteristic of the IXF1104 is its energy efficiency. With Intel’s focus on sustainability, this NIC is designed to consume less power relative to its performance output, thereby reducing overall operational costs for organizations. It employs dynamic power management features that adjust power usage based on demand, which is especially beneficial in large-scale deployments.

Additionally, security features are woven into the IXF1104 design, protecting sensitive data from potential threats. Hardware-based security functions, including encryption capabilities and secure boot processes, ensure that the NIC can safeguard data integrity against unauthorized access.

Overall, the Intel IXF1104 stands out in the crowded NIC market by offering high-performance capabilities, energy efficiency, and robust security features. Its combination of advanced technologies and characteristics positions it as a strategic asset for modern networks, empowering organizations to achieve their connectivity and performance goals in an increasingly data-driven world.
Top Page Image Contents