Manuals / Maxim / Marine Equipment / Marine Radio

Maxim DS21Q55 specifications Rsysclk Rser

Models: DS21Q55

1 248

Download 248 pages 2 b

Page 212

Product Preview

DS21Q55

RECEIVE SIDE 2.048MHz BOUNDARY TIMING (With Elastic Store Enabled)

Figure 35-5

RSYSCLK

RSER1	CHANNEL 31	CHANNEL 32	CHANNEL 1
RSER1	LSB MSB	LSB
RSYNC2
RMSYNC
RSYNC3
	CHANNEL 31	CHANNEL 32	CHANNEL 1
RSIG	A B C/A D/B	A B C/A D/B

RCHCLK

RCHBLK 4

NOTES:

1) RSER data in channels 1, 5, 9, 13, 17, 21, 25, and 29 are forced to one.

2) RSYNC is in the output mode (IOCR1.4 = 0).

3) RSYNC is in the input mode (IOCR1.4 = 1).

4) RCHBLK is forced to one in the same channels as RSER (Note 1).

5) The F-bit position is passed through the receive-side elastic store.

212 of 248

012103

Please contact telecom.support@dalsemi.com or search http://www.maxim-ic.com for updated

information.

Image 212

Maxim DS21Q55 specifications Rsysclk Rser

Contents

Features ApplicationsOrdering Information DescriptionProduct Preview DS21Q55 Ansi Feature Highlights GeneralLine Interface Clock SynthesizerFramer/Formatter System InterfaceTest and Diagnostics Hdlc ControllersExtended System Information Bus Control PortProduct Preview DS21Q55 012103 Table of Contents Error Count Registers Signaling OperationPER-CHANNEL Idle Code Generation Channel Blocking Registers149 170177 186Mechanical Descriptions AC Timing Parameters and DiagramsOperating Parameters Document Revision History Block Diagram Block Diagram FigureTransmit Side Pins PIN Function DescriptionTransmit Signaling Input TSYNCxTransmit Sync Input/OutputReceive Side Pins Receive Signaling Output Receive Signaling FreezeRSYNCx Receive SyncTstrst Parallel Control Port PinsINT MUX BTSJtag Test Access Port Pins A7/ALEASJtrst JtmsLine Interface Pins Supply Pins PIN Symbol Type Description Pinout DS21Q55 PIN Description TableDVSS3 DVSS4ESIBRD1 ESIBRD2RFSYNC2 RFSYNC3RFSYNC4 RLCLK1RSIGF3 RSIGF4RSYNC1 RSYNC2TLINK3 TLINK4TNEGI1 TNEGI2TVSS4 TVSS2TVSS3 Package DS21Q55 Pin DIAGRAM, 27mm BGA AD1Address Register Name Abbreviation Parallel PortRegister Map SR9 IMR9Pcpr PCDR1RS1 RS2RS3 RS4TCBR3 TCBR4H1TC H1FCRFDLM1 RFDLM2Iboc RAFInformation Special PER-CHANNEL Register Operation Register NamePcpr Rsaoics Rsrcs Rfcs Brcs Thscs Peics Tfcs BtcsPCDR1 PCDR2PCDR3 PCDR4Programming Model Programming Sequence FigurePower-Up Sequence Master Mode RegisterTEST1 TEST0 Effect on Output Pins MstrregInterrupt Handling Status RegistersInformation Registers Interrupt Information RegistersIIR1 IIR2Transmit Clock Source Clock MAPClock MAP Figure T1 FRAMER/FORMATTER Control Registers T1 Control RegistersT1RCR1 OOF2 OOF1 OUT of Frame CriteriaBit 1/Receive Japanese CRC6 Enable RJC Bit 5/Receive B8ZS Enable RB8ZS = B8ZS disabledBit 6/Receive Frame Mode Select RFM = D4 framing mode T1RCR2T1TCR1 Bit 7/Transmit B8ZS Enable TB8ZS = B8ZS disabled T1TCR206h TB8ZS TSLC96 Tzse FBCT2 FBCT1 TD4YM Tzbtsi TB7ZSBit 2/Transmit Frame Mode Select TFM = D4 framing mode T1CCR1T1 Common Control Register 07hT1 Transmit Transparency T1 Receive-Side Digital-Milliwatt Code GenerationT1RDMR3 T1RDMR1T1RDMR2 T1 Information Register INFO1Information Register 10hYellow Alarm RAI T1 Alarm Criteria TableAlarm SET Criteria Clear Criteria E1RCR1 E1 FRAMER/FORMATTER Control RegistersE1 Control Registers E1 SYNC/RESYNC Criteria Table E1RCR234h RclaE1TCR1 Bit 0/Automatic Remote Alarm Generation ARA = disabled Bit 1/Automatic AIS Generation Aais = disabledBit 2/Automatic E-Bit Enable Aebe E1TCR2Automatic Alarm Generation INFO7 E1 Information RegistersINFO3 E1 Alarm Criteria Table TCSS1 TCSS0 Transmit Clock Source Common Control and Status RegistersCCR1 IDR SR2Bit 2/Receive Unframed All Ones Blue Alarm Condition RUA1 IMR2Interrupt Mask Register 19hLspare LDN LUP Lotc Lorc V52LNK Rdma RRA SR31Ah Bit 0/Receive Remote Alarm Condition RRA = interrupt masked IMR31Bh Bit 2/V5.2 Link Detected Condition V52LNKSR4 1ChRSA1 RSA0 TMF TAF RMF Rcmf RAF Bit 2/Receive Multiframe Event RMFIMR4 11. I/O PIN Configuration Options IOCR1IOCR2 Loopback Configuration LbcrLoopback Control Register 4AhInformation PCLR2 Per-Channel LoopbackPCLR1 PCLR3 4DhPCLR4 4EhError Count Registers ErcntLine Code Violation Count Register Lcvcr T1 Line Code Violation Counting Options TableE1 Line Code Violation Counting Options Table T1 OperationLCVCR1 Line Code Violation Count Register42h LCVCR2T1 Path Code Violation Counting Arrangements Table Framing ModePath Code Violation Count Register Pcvcr Framing Mode Count MOS or F-BIT Errors What is Counted Frames Out Of Sync Count Register FoscrT1 Frames OUT of Sync Counting Arrangements Table ERCNT.1Information Bit Counter Register Ebcr FOSCR1FOSCR2 EBCR114. DS0 Monitoring Function Transmit DS0 Monitor RegistersTDS0SEL TDS0MRDS0M Receive DS0 Monitor RegistersRDS0SEL Signaling Operation Processor-Based Receive Signaling Hardware-Based Receive SignalingReceive-Signaling Reinsertion at Rser Change Of StateForce Receive Signaling All Ones Receive-Signaling FreezeSignaling Control Register SigcrMSB LSB MSB LSB CH2-A CH2-BCH1-A CH1-B CH4-A CH4-BReceive Signaling Registers E1 Mode, CAS Format RS1 to RS1660h to 6Fh CH9-A CH9-B CH9-C CH9-D RS6RSCSE1 , RSCSE2 , RSCSE3 , RSCSE4 RSCSE1RSCSE2 RSCSE3Processor-Based Transmit Signaling 15.2.1.1 T1 Mode 15.2.1.2 E1 ModeTime Slot Numbering Schemes Table Channel PhoneTransmit Signaling Registers E1 Mode, CAS Format TS1 to TS1650h to 5Fh TS1 TS2 TS3 TS4 TS5 TS6 TS7 TS8 TS9Transmit Signaling Registers E1 Mode, CCS Format Transmit Signaling Registers T1 Mode, ESF Format 50h to 5BhTS1 CH4-A CH4-B TS2 CH6-A CH6-BTS3 CH8-A CH8-B TS4SSIE2 Software Signaling Insertion Enable Registers, E1 CAS ModeSSIE1 SSIE3 0AhLcaw SSIE4Software Signaling Insertion Enable Registers, T1 Mode Hardware-Based Transmit Signaling Bits 0-5 of Iaar Register Maps to Channel PER-CHANNEL Idle Code GenerationIdle Code Array Address Mapping Table Idle Code Programming Examples Write Iaar = 40h Write Pcicr = 7EhIaar PcicrTCICE1 TCICE2Information TCICE3 TCICE4RCICE1 RCICE2RCICE3 86hRCICE4 87hRCBR2 Channel Blocking RegistersRCBR1 RCBR3 RCBR4TCBR1 TCBR2TCBR3 8EhTCBR4 8FhElastic Stores Operation Bit 0/Receive Elastic Store Enable Rese EscrElastic Store Control Register 4FhSR5 1EhTesf Tesem Tslip Resf Resem Rslip IMR5Product Preview DS21Q55 109 012103 Receive Side 18.1.1 T1 Mode18.1.2 E1 Mode Elastic Store Delay After Initialization Table Minimum-Delay ModeTransmit Side Elastic Stores Initialization112 012103 19. G.706 INT Ermediate CRC-4 Updating E1 Mode only CRC-4 Recalculate Method FigureReceive BOC 20. T1 BIT Oriented Code BOC ControllerTransmit BOC Bocc BOC Control Register37h Rboce RBR RBF1 RBF0 SbocReceive FDL Register C0hSR8 24hIMR8 Internal Register Scheme Based On Double-Frame Method Additional Sa and International Si BIT Operation E1 onlyHardware Scheme Method RAF RnafTAF TnafInternal Register Scheme Based On CRC4 Multiframe Method RSiAFReceive Si Bits of the Align Frame C8hRRA RSa4 Receive Sa4 BitsCBh RSa5RSa6 Receive Sa6 BitsCDh RSa7CFh RSa8Receive Sa8 Bits D2h TSiAFTransmit Si Bits of the Align Frame TRA TSa4 Transmit Sa4 BitsD5h TSa5TSa6 Transmit Sa6 BitsD7h TSa7D9h TSa8Transmit Sa8 Bits Tsacr Hdlc Controllers Basic Operation DetailsHdlc Controller Registers Table Hdlc Configuration H1TC, H2TCHdlc #1 Transmit Control, Hdlc #2 Transmit Control 90h, A0hBit 0/Receive SS7 Fill In Signal Unit Delete Rsfd H1RC, H2RCHdlc #1 Receive Control, Hdlc #2 Receive Control 31h, 32hFifo Control H1FC, H2FCRFHWM2 RFHWM1 RFHWM0 Receive Fifo Watermark Bytes TFLWM2 TFLWM1 TFLWM0 Transmit Fifo Watermark BytesHdlc Mapping ReceiveRegister Channels H2RCS1, H2RCS2, H2RCS3, H2RCS4RCB8SE RCB7SE RCB6SE RCB5SE RCB4SE RCB3SE RCB2SE RCB1SE H1RTSBS, H2RTSBS96h, A6h THCS7 THCS6 THCS5 THCS4 THCS3 THCS2 THCS1 THCS0 Transmit97h, 98h, 99h, 9Ah A7h, A8h, A9h, AAh TCB8SE TCB7SE TCB6SE TCB5SE TCB4SE TCB3SE TCB2SE TCB1SE H1TTSBS, H2TTSBS9Bh, Abh SR6, SR7 Hdlc #1 Status Register Hdlc #2 Status Register20h, 22h Tmend RPE RPS Rhwm RNE Tlwm TNFIMR6, IMR7 INFO4 INFO5, INFO6PS2 PS1 PS0 Packet Status Fifo Information Receive Packet Bytes AvailableH1TFBA, H2TFBA H1RPBA, H2RPBAH1RF, H2RF 22.3.5H1TF, H2TF Receive Section Legacy FDL Support T1 ModeReceive Hdlc Code Example RFDLM1, RFDLM2 RfdlRFDL7 RFDL6 RFDL5 RFDL4 RFDL3 RFDL2 RFDL1 RFDL0 22.6 D4/SLC-96 Operation Transmit SectionTfdl Transmit FDL RegisterLine Interface Unit LIU Basic Network Connections FigureLIU Operation LIU ReceiverTypical Monitor Application Figure Receive G.703 Synchronization Signal E1 ModeMonitor Mode Transmit BPV Error Insertion Transmit G.703 Synchronization Signal E1 ModeLIU Transmitter Transmit Short-Circuit Detector/LimiterCMI Coding Figure Mclk PrescalerCMI Code Mark Inversion Option 23.7 LIU Control Registers LIC1E1 Mode Application Return LossNetwork Mode GC5 GC4 GC3 GC2 GC1 GC0 TlbcTransmit Line Build-Out Control 7DhLIC2 79hETS Lirst Ibpv TUA1 Jamux Scld Clds Bit 7/E1/T1 Select ETSLIC3 MM1 MM0RT1 RT0 Internal Receive Termination Configuration TT1 TT0 Internal Transmit Termination ConfigurationLIC4 MPS1 MPS0 Jamux LIC2.3INFO2 RL3 RL2 RL1 RL0CCR4 Ilut Timer Rscos SR116h Lrcl Tcle Tocd Lolitc17h Timer RscosIMR1 Recommended Circuits Basic Interface Figure 1µFProtected Interface Using Internal Receive Termination Component Specifications Transformer Specifications Table Specification Recommended ValueE1 Transmit Pulse Template Figure T1 Transmit Pulse Template FigureJitter Tolerance T1 Mode Figure Jitter Tolerance E1 Mode FigureJitter Attenuation T1 Mode Figure Jitter Attenuation E1 Mode FigureProgrammable IN-BAND Loop Code Generation and Detection Ibcc RDN2 RDN1 RDN0RUP2 RUP1 RUP0 TC1 TC0TCD1 Transmit Code Definition RegisterB7h TCD2RUPCD1 RUPCD2RDNCD1 RSC2 RSC1 RSC0 RDNCD2Rscc RSCD1 Receive -Spare Code Definition RegisterBEh RSCD2Bert Function PS2 PS1 PS0 Pattern Definition Bert Register DescriptionBC1 EIB2 EIB1 EIB0 Error Rate Inserted BC2E1h Length BitsBit 0/BERT Enable Berten = Bert disabled BICBER T Interface Control Register EAhBbed Bbco BEC0 BRA1 BRA0 Brlos Bsync SR926h IMR9 BawcBert Repetitive Pattern Set BRP1BRP2 BRP3Bert Bit Counter BBC1BBC2 BBC3Bert Error Counter BEC1BEC2 BEC3Step Action Payload Error Insertion FunctionTransmit Error Insertion Setup Sequence Table Error Rate Control Register Bits 0 to 3/Error Insertion Rate Select Bits ER0 to ER3ER3 ER2 ER1 ER0 Error Rate ERCNumber Of Error Registers Error Insertion Examples TableValue Write Read NOE1NOEL2 Number Of Errors Left RegisterNOEL1 Interleaved PCM BUS Operation Channel Interleave ModeFrame Interleave Mode IBS1 IBS0 BUS Size IbocDA0 Device Position IBO Example Figure DS21Q55 #1 Rser DS21Q55 #3 RserExtended System Information BUS Esib Esib Group of Four DS21Q55s FigureESIBCR1 Extended System Information Bus Control RegisterB0h ESIBSEL2 ESIBSEL1 ESIBSEL0 BUS BIT DrivenESI3SEL2 ESI3SEL1 ESI3SEL0 Status Output T1 Mode E1 Mode ESI4SEL2 ESI4SEL1 ESI4SEL0 Status Output T1 Mode E1 ModeESIBCR2 B1hESIB1 ESIB2ESIB3 ESIB4BPCS1 BPCS0 Programmable Backplane Clock SynthesizerCCR2 Fractional T1/E1 Support CCR372h Tdatfmt Tgpcken Rdatfmt RgpckenJTAG-BOUNDARY-SCAN Architecture and TEST-ACCESS Port Jtag Functional Block Diagram FigureTest-Logic-Reset Update-DRTAP Controller State Machine Run-Test-IdleUpdate-IR Select-IR-ScanCapture-IR Shift-IRTAP Controller State Diagram Figure Instruction Selected Register Instruction Codes Instruction RegisterInstruction Codes for Ieee 1149.1 Architecture Table ID Code Structure Table Device ID Codes TableMSB LSB Device BIT IDTest Registers Boundary Scan RegisterBypass Register Identification RegisterBIT PIN Symbol Type Control BIT Description Boundary Scan Control Bits TableRchblk Jtms Bpclk Jtclk Jtrst ESIBS0Tsig Teso NXA Tdata NXA Tsysclk Tssync Tchclk ESIBS1 MUXDvss Dvdd EsibrdRsync RLOS/LOTC RsysclkReceive Side ESF Timing Figure Rclk Rsysclk Rsysclk Rser Transmit Side D4 Timing Figure Transmit Side ESF Timing Figure Transmit Side Boundary Timing With Elastic Store Disabled Tsysclk TSER1 32.2 E1 Mode Receive Side Timing Figure Receive Side Boundary Timing With Elastic Store Disabled RSYNC2 Rmsync RSYNC3 Rchclk Rchblk 221 012103 Receive IBO Channel Interleave Mode Timing Figure Receive IBO Frame Interleave Mode Timing Figure TIMING, E1 Mode only Figure Transmit Side Timing Figure Tser LSB Si Tssync Tchclk Tchblk 228 012103 Transmit IBO Channel Interleave Mode Timing Figure Transmit IBO Frame Interleave Mode Timing Figure THETA-JA θJA vs Airflow Thermal CharacteristicsOperating Parameters Absolute Maximum Ratings DC Characteristics Parameter Symbol MIN TYP MAXRecommended DC Operating Conditions CapacitanceAC Timing Parameters and Diagrams Parameter Symbol MIN TYP MAX UnitsIntel BUS Read Timing BTS = 0 / MUX = 1 Figure Intel BUS Write Timing BTS = 0 / MUX = 1 FigureMotorola BUS Timing BTS = 1 / MUX = 1 Figure 236 012103 Intel BUS Read Timing BTS = 0 / MUX = 0 Figure Motorola BUS Read Timing BTS = 1 / MUX = 0 Figure Parameter Symbol MIN TYP MAX Units Receive Side AC CharacteristicsAC CHARACTERISTICS-RECEIVE Side Receive Side Timing T1 Mode Figure Receive Side TIMING, Elastic Store Enabled T1 Mode Figure Receive Line Interface Timing Figure Transmit AC Characteristics Parameter Symbol MINTYP E1 MAX UnitsTsysclk = 8.192MHz Tsysclk = 16.384MHz Transmit Side TIMING, Elastic Store Enabled Figure Transmit Line Interface Timing Figure Mechanical Descriptions Product Preview DS21Q55 248 012103