Manuals / Maxim / Marine Equipment / Marine Radio

Maxim DS21Q55 specifications Receive IBO Channel Interleave Mode Timing Figure

Models: DS21Q55

1 248

Download 248 pages 2 b

Page 222

Product Preview

DS21Q55

RECEIVE IBO CHANNEL INTERLEAVE MODE TIMING Figure 35-15

FRAMER #1, CHANNEL #1

RSYNC

1

RSER

F2 C32

F1 C1

F2 C1

F1 C2

F2 C2

RSIG1

F2 C32

F1 C1

F2 C1

F1 C2

F2 C2

RSER2

F3 32

F4 32

F1 C1

F2 C1

F3 C1

F4 C1

F1 C2

F2 C2

F3 C2

F4 C2

RSIG2

F3 C32

F4 C32

F1 C1

F2 C1

F3 C1

F4 C1

F1 C2

F2 C2

F3 C2

F4 C2

3

F5

F6

F7

F8

F1

F2

F3

F4

F5

F6

F7

F8

F1

F2

F3

F4

F5

F6

F7

F8

RSER

C32

C32

C32

C32

C1

C1

C1

C1

C1

C1

C1

C1

C2

C2

C2

C2

C2

C2

C2

C2

RSIG3

F5

F6

F7

F8

F1

F2

F3

F4

F5

F6

F7

F8

F1

F2

F3

F4

F5

F6

F7

F8

C32

C32

C32

C32

C1

C1

C1

C1

C1

C1

C1

C1

C2

C2

C2

C2

C2

C2

C2

C2

BIT LEVEL DETAIL (4.096MHz bus configurtation)

RSYSCLK

RSYNC4

	FRAMER2, CHANNEL 32	FRAMER 1, CHANNEL 1		FRAMER2, CHANNEL 1
RSER	LSB	MSB	LSB MSB	LSB

FRAMER2, CHANNEL 32

RSIG A B C D

FRAMER 1, CHANNEL 1

A B C D

FRAMER2, CHANNEL 1

A B C D

NOTES:

1) 4.096MHz bus configuration.

2) 8.192MHz bus configuration.

3) 16.384MHz bus configuration.

4) RSYNC is in the input mode (IOCR1.4 = 0).

222 of 248

012103

Please contact telecom.support@dalsemi.com or search http://www.maxim-ic.com for updated

information.

Image 222

Maxim DS21Q55 specifications Receive IBO Channel Interleave Mode Timing Figure

Contents

Ordering Information FeaturesApplications DescriptionProduct Preview DS21Q55 Ansi Line Interface Feature HighlightsGeneral Clock SynthesizerFramer/Formatter System InterfaceExtended System Information Bus Test and DiagnosticsHdlc Controllers Control PortProduct Preview DS21Q55 012103 Table of Contents PER-CHANNEL Idle Code Generation Error Count RegistersSignaling Operation Channel Blocking Registers177 149170 186AC Timing Parameters and Diagrams Operating ParametersMechanical Descriptions Document Revision History Block Diagram Block Diagram FigureTransmit Side Pins PIN Function DescriptionTransmit Sync Transmit Signaling InputTSYNCx Input/OutputReceive Side Pins RSYNCx Receive Signaling OutputReceive Signaling Freeze Receive SyncParallel Control Port Pins INTTstrst MUX BTSJtrst Jtag Test Access Port PinsA7/ALEAS JtmsLine Interface Pins Supply Pins PIN Symbol Type Description Pinout DS21Q55 PIN Description TableESIBRD1 DVSS3DVSS4 ESIBRD2RFSYNC4 RFSYNC2RFSYNC3 RLCLK1RSYNC1 RSIGF3RSIGF4 RSYNC2TNEGI1 TLINK3TLINK4 TNEGI2TVSS2 TVSS3TVSS4 Package DS21Q55 Pin DIAGRAM, 27mm BGA AD1Parallel Port Register MapAddress Register Name Abbreviation Pcpr SR9IMR9 PCDR1RS3 RS1RS2 RS4H1TC TCBR3TCBR4 H1FCIboc RFDLM1RFDLM2 RAFInformation Pcpr Special PER-CHANNEL Register OperationRegister Name Rsaoics Rsrcs Rfcs Brcs Thscs Peics Tfcs BtcsPCDR3 PCDR1PCDR2 PCDR4Programming Model Programming Sequence FigureTEST1 TEST0 Effect on Output Pins Power-Up SequenceMaster Mode Register MstrregInterrupt Handling Status RegistersIIR1 Information RegistersInterrupt Information Registers IIR2Clock MAP Clock MAP FigureTransmit Clock Source T1RCR1 T1 FRAMER/FORMATTER Control RegistersT1 Control Registers OOF2 OOF1 OUT of Frame CriteriaBit 6/Receive Frame Mode Select RFM = D4 framing mode Bit 1/Receive Japanese CRC6 Enable RJCBit 5/Receive B8ZS Enable RB8ZS = B8ZS disabled T1RCR2T1TCR1 06h Bit 7/Transmit B8ZS Enable TB8ZS = B8ZS disabledT1TCR2 TB8ZS TSLC96 Tzse FBCT2 FBCT1 TD4YM Tzbtsi TB7ZST1 Common Control Register Bit 2/Transmit Frame Mode Select TFM = D4 framing modeT1CCR1 07hT1 Transmit Transparency T1 Receive-Side Digital-Milliwatt Code GenerationT1RDMR1 T1RDMR2T1RDMR3 Information Register T1 Information RegisterINFO1 10hT1 Alarm Criteria Table Alarm SET Criteria Clear CriteriaYellow Alarm RAI E1 FRAMER/FORMATTER Control Registers E1 Control RegistersE1RCR1 34h E1 SYNC/RESYNC Criteria TableE1RCR2 RclaE1TCR1 Bit 2/Automatic E-Bit Enable Aebe Bit 0/Automatic Remote Alarm Generation ARA = disabledBit 1/Automatic AIS Generation Aais = disabled E1TCR2Automatic Alarm Generation E1 Information Registers INFO3INFO7 E1 Alarm Criteria Table Common Control and Status Registers CCR1TCSS1 TCSS0 Transmit Clock Source IDR SR2Interrupt Mask Register Bit 2/Receive Unframed All Ones Blue Alarm Condition RUA1IMR2 19hSR3 1AhLspare LDN LUP Lotc Lorc V52LNK Rdma RRA 1Bh Bit 0/Receive Remote Alarm Condition RRA = interrupt maskedIMR3 Bit 2/V5.2 Link Detected Condition V52LNKRSA1 RSA0 TMF TAF RMF Rcmf RAF SR41Ch Bit 2/Receive Multiframe Event RMFIMR4 11. I/O PIN Configuration Options IOCR1IOCR2 Loopback Control Register Loopback ConfigurationLbcr 4AhInformation Per-Channel Loopback PCLR1PCLR2 PCLR4 PCLR34Dh 4EhError Count Registers ErcntE1 Line Code Violation Counting Options Table Line Code Violation Count Register LcvcrT1 Line Code Violation Counting Options Table T1 Operation42h LCVCR1Line Code Violation Count Register LCVCR2Framing Mode Path Code Violation Count Register PcvcrT1 Path Code Violation Counting Arrangements Table T1 Frames OUT of Sync Counting Arrangements Table Framing Mode Count MOS or F-BIT Errors What is CountedFrames Out Of Sync Count Register Foscr ERCNT.1Information FOSCR2 Bit Counter Register EbcrFOSCR1 EBCR1TDS0SEL 14. DS0 Monitoring FunctionTransmit DS0 Monitor Registers TDS0MReceive DS0 Monitor Registers RDS0SELRDS0M Signaling Operation Receive-Signaling Reinsertion at Rser Processor-Based Receive SignalingHardware-Based Receive Signaling Change Of StateSignaling Control Register Force Receive Signaling All OnesReceive-Signaling Freeze SigcrCH1-A CH1-B MSB LSBMSB LSB CH2-A CH2-B CH4-A CH4-B60h to 6Fh Receive Signaling Registers E1 Mode, CAS FormatRS1 to RS16 CH9-A CH9-B CH9-C CH9-D RS6RSCSE2 RSCSE1 , RSCSE2 , RSCSE3 , RSCSE4RSCSE1 RSCSE3Processor-Based Transmit Signaling Time Slot Numbering Schemes Table 15.2.1.1 T1 Mode15.2.1.2 E1 Mode Channel Phone50h to 5Fh Transmit Signaling Registers E1 Mode, CAS FormatTS1 to TS16 TS1 TS2 TS3 TS4 TS5 TS6 TS7 TS8 TS9Transmit Signaling Registers E1 Mode, CCS Format Transmit Signaling Registers T1 Mode, ESF Format 50h to 5BhTS3 CH8-A CH8-B TS1 CH4-A CH4-BTS2 CH6-A CH6-B TS4Software Signaling Insertion Enable Registers, E1 CAS Mode SSIE1SSIE2 Lcaw SSIE30Ah SSIE4Software Signaling Insertion Enable Registers, T1 Mode Hardware-Based Transmit Signaling PER-CHANNEL Idle Code Generation Idle Code Array Address Mapping TableBits 0-5 of Iaar Register Maps to Channel Idle Code Programming Examples Write Iaar = 40h Write Pcicr = 7EhTCICE1 IaarPcicr TCICE2Information RCICE1 TCICE3TCICE4 RCICE2RCICE4 RCICE386h 87hChannel Blocking Registers RCBR1RCBR2 TCBR1 RCBR3RCBR4 TCBR2TCBR4 TCBR38Eh 8FhElastic Stores Operation Elastic Store Control Register Bit 0/Receive Elastic Store Enable ReseEscr 4FhTesf Tesem Tslip Resf Resem Rslip SR51Eh IMR5Product Preview DS21Q55 109 012103 18.1.1 T1 Mode 18.1.2 E1 ModeReceive Side Transmit Side Elastic Store Delay After Initialization TableMinimum-Delay Mode Elastic Stores Initialization112 012103 19. G.706 INT Ermediate CRC-4 Updating E1 Mode only CRC-4 Recalculate Method Figure20. T1 BIT Oriented Code BOC Controller Transmit BOCReceive BOC 37h BoccBOC Control Register Rboce RBR RBF1 RBF0 SbocSR8 Receive FDL RegisterC0h 24hIMR8 Additional Sa and International Si BIT Operation E1 only Hardware Scheme MethodInternal Register Scheme Based On Double-Frame Method RAF RnafTAF TnafReceive Si Bits of the Align Frame Internal Register Scheme Based On CRC4 Multiframe MethodRSiAF C8hRRA CBh RSa4Receive Sa4 Bits RSa5CDh RSa6Receive Sa6 Bits RSa7RSa8 Receive Sa8 BitsCFh TSiAF Transmit Si Bits of the Align FrameD2h TRA D5h TSa4Transmit Sa4 Bits TSa5D7h TSa6Transmit Sa6 Bits TSa7TSa8 Transmit Sa8 BitsD9h Tsacr Hdlc Controllers Basic Operation DetailsHdlc Controller Registers Table Hdlc #1 Transmit Control, Hdlc #2 Transmit Control Hdlc ConfigurationH1TC, H2TC 90h, A0hHdlc #1 Receive Control, Hdlc #2 Receive Control Bit 0/Receive SS7 Fill In Signal Unit Delete RsfdH1RC, H2RC 31h, 32hRFHWM2 RFHWM1 RFHWM0 Receive Fifo Watermark Bytes Fifo ControlH1FC, H2FC TFLWM2 TFLWM1 TFLWM0 Transmit Fifo Watermark BytesRegister Channels Hdlc MappingReceive H2RCS1, H2RCS2, H2RCS3, H2RCS4H1RTSBS, H2RTSBS 96h, A6hRCB8SE RCB7SE RCB6SE RCB5SE RCB4SE RCB3SE RCB2SE RCB1SE Transmit 97h, 98h, 99h, 9Ah A7h, A8h, A9h, AAhTHCS7 THCS6 THCS5 THCS4 THCS3 THCS2 THCS1 THCS0 H1TTSBS, H2TTSBS 9Bh, AbhTCB8SE TCB7SE TCB6SE TCB5SE TCB4SE TCB3SE TCB2SE TCB1SE 20h, 22h SR6, SR7Hdlc #1 Status Register Hdlc #2 Status Register Tmend RPE RPS Rhwm RNE Tlwm TNFIMR6, IMR7 INFO5, INFO6 PS2 PS1 PS0 Packet StatusINFO4 H1TFBA, H2TFBA Fifo InformationReceive Packet Bytes Available H1RPBA, H2RPBA22.3.5 H1TF, H2TFH1RF, H2RF Legacy FDL Support T1 Mode Receive Hdlc Code ExampleReceive Section Rfdl RFDL7 RFDL6 RFDL5 RFDL4 RFDL3 RFDL2 RFDL1 RFDL0RFDLM1, RFDLM2 Tfdl 22.6 D4/SLC-96 OperationTransmit Section Transmit FDL RegisterLine Interface Unit LIU Basic Network Connections FigureLIU Operation LIU ReceiverReceive G.703 Synchronization Signal E1 Mode Monitor ModeTypical Monitor Application Figure LIU Transmitter Transmit BPV Error InsertionTransmit G.703 Synchronization Signal E1 Mode Transmit Short-Circuit Detector/LimiterMclk Prescaler CMI Code Mark Inversion OptionCMI Coding Figure 23.7 LIU Control Registers LIC1E1 Mode Application Return LossTransmit Line Build-Out Control Network Mode GC5 GC4 GC3 GC2 GC1 GC0Tlbc 7DhETS Lirst Ibpv TUA1 Jamux Scld Clds LIC279h Bit 7/E1/T1 Select ETSLIC3 MM1 MM0LIC4 RT1 RT0 Internal Receive Termination ConfigurationTT1 TT0 Internal Transmit Termination Configuration MPS1 MPS0 Jamux LIC2.3INFO2 RL3 RL2 RL1 RL0CCR4 16h Ilut Timer RscosSR1 Lrcl Tcle Tocd LolitcTimer Rscos IMR117h Recommended Circuits Basic Interface Figure 1µFProtected Interface Using Internal Receive Termination Component Specifications Transformer Specifications Table Specification Recommended ValueE1 Transmit Pulse Template Figure T1 Transmit Pulse Template FigureJitter Tolerance T1 Mode Figure Jitter Tolerance E1 Mode FigureJitter Attenuation T1 Mode Figure Jitter Attenuation E1 Mode FigureProgrammable IN-BAND Loop Code Generation and Detection RUP2 RUP1 RUP0 IbccRDN2 RDN1 RDN0 TC1 TC0B7h TCD1Transmit Code Definition Register TCD2RUPCD1 RUPCD2RDNCD1 RDNCD2 RsccRSC2 RSC1 RSC0 BEh RSCD1Receive -Spare Code Definition Register RSCD2Bert Function Bert Register Description BC1PS2 PS1 PS0 Pattern Definition E1h EIB2 EIB1 EIB0 Error Rate InsertedBC2 Length BitsBER T Interface Control Register Bit 0/BERT Enable Berten = Bert disabledBIC EAhSR9 26hBbed Bbco BEC0 BRA1 BRA0 Brlos Bsync IMR9 BawcBRP2 Bert Repetitive Pattern SetBRP1 BRP3BBC2 Bert Bit CounterBBC1 BBC3BEC2 Bert Error CounterBEC1 BEC3Payload Error Insertion Function Transmit Error Insertion Setup Sequence TableStep Action ER3 ER2 ER1 ER0 Error Rate Error Rate Control RegisterBits 0 to 3/Error Insertion Rate Select Bits ER0 to ER3 ERCValue Write Read Number Of Error RegistersError Insertion Examples Table NOE1Number Of Errors Left Register NOEL1NOEL2 Channel Interleave Mode Frame Interleave ModeInterleaved PCM BUS Operation Iboc DA0 Device PositionIBS1 IBS0 BUS Size IBO Example Figure DS21Q55 #1 Rser DS21Q55 #3 RserExtended System Information BUS Esib Esib Group of Four DS21Q55s FigureB0h ESIBCR1Extended System Information Bus Control Register ESIBSEL2 ESIBSEL1 ESIBSEL0 BUS BIT DrivenESIBCR2 ESI3SEL2 ESI3SEL1 ESI3SEL0 Status Output T1 Mode E1 ModeESI4SEL2 ESI4SEL1 ESI4SEL0 Status Output T1 Mode E1 Mode B1hESIB3 ESIB1ESIB2 ESIB4Programmable Backplane Clock Synthesizer CCR2BPCS1 BPCS0 72h Fractional T1/E1 SupportCCR3 Tdatfmt Tgpcken Rdatfmt RgpckenJTAG-BOUNDARY-SCAN Architecture and TEST-ACCESS Port Jtag Functional Block Diagram FigureTAP Controller State Machine Test-Logic-ResetUpdate-DR Run-Test-IdleCapture-IR Update-IRSelect-IR-Scan Shift-IRTAP Controller State Diagram Figure Instruction Register Instruction Codes for Ieee 1149.1 Architecture TableInstruction Selected Register Instruction Codes MSB LSB ID Code Structure TableDevice ID Codes Table Device BIT IDBypass Register Test RegistersBoundary Scan Register Identification RegisterRchblk Jtms Bpclk Jtclk Jtrst BIT PIN Symbol Type Control BIT DescriptionBoundary Scan Control Bits Table ESIBS0Dvss Dvdd Tsig Teso NXA Tdata NXA Tsysclk Tssync TchclkESIBS1 MUX EsibrdRsync RLOS/LOTC RsysclkReceive Side ESF Timing Figure Rclk Rsysclk Rsysclk Rser Transmit Side D4 Timing Figure Transmit Side ESF Timing Figure Transmit Side Boundary Timing With Elastic Store Disabled Tsysclk TSER1 32.2 E1 Mode Receive Side Timing Figure Receive Side Boundary Timing With Elastic Store Disabled RSYNC2 Rmsync RSYNC3 Rchclk Rchblk 221 012103 Receive IBO Channel Interleave Mode Timing Figure Receive IBO Frame Interleave Mode Timing Figure TIMING, E1 Mode only Figure Transmit Side Timing Figure Tser LSB Si Tssync Tchclk Tchblk 228 012103 Transmit IBO Channel Interleave Mode Timing Figure Transmit IBO Frame Interleave Mode Timing Figure Thermal Characteristics Operating Parameters Absolute Maximum RatingsTHETA-JA θJA vs Airflow Recommended DC Operating Conditions DC CharacteristicsParameter Symbol MIN TYP MAX CapacitanceAC Timing Parameters and Diagrams Parameter Symbol MIN TYP MAX UnitsIntel BUS Read Timing BTS = 0 / MUX = 1 Figure Intel BUS Write Timing BTS = 0 / MUX = 1 FigureMotorola BUS Timing BTS = 1 / MUX = 1 Figure 236 012103 Intel BUS Read Timing BTS = 0 / MUX = 0 Figure Motorola BUS Read Timing BTS = 1 / MUX = 0 Figure Receive Side AC Characteristics AC CHARACTERISTICS-RECEIVE SideParameter Symbol MIN TYP MAX Units Receive Side Timing T1 Mode Figure Receive Side TIMING, Elastic Store Enabled T1 Mode Figure Receive Line Interface Timing Figure TYP E1 Transmit AC CharacteristicsParameter Symbol MIN MAX UnitsTsysclk = 8.192MHz Tsysclk = 16.384MHz Transmit Side TIMING, Elastic Store Enabled Figure Transmit Line Interface Timing Figure Mechanical Descriptions Product Preview DS21Q55 248 012103