H1RC, H2RC, 31h, 32h, RHR Rhms Rsfd | Maxim DS21Q55 manual

Product Preview											DS21Q55
Register Name:		H1RC, H2RC
Register Description:		HDLC #1 Receive Control, HDLC #2 Receive Control
Register Address:		31h, 32h
Bit #	7	6		5	4	3	2		1	0
Name	RHR	RHMS		-	-	-	-		-	RSFD
Default	0	0		0	0	0	0		0	0

Bit 0/Receive SS7 Fill In Signal Unit Delete (RSFD).

0 = normal operation. All FISUs are stored in the receive FIFO and reported to the host.

1 = When a consecutive FISU having the same BSN the previous FISU is detected, it is deleted without host intervention.

Bit 1/Unused, must be set to zero for proper operation.

Bit 2/Unused, must be set to zero for proper operation.

Bit 3/Unused, must be set to zero for proper operation.

Bit 4/Unused, must be set to zero for proper operation.

Bit 5/Unused, must be set to zero for proper operation.

Bit 6/Receive HDLC Mapping Select (RHMS). 0 = receive HDLC assigned to channels

1 = receive HDLC assigned to FDL (T1 mode), Sa Bits (E1 mode)

Bit 7/Receive HDLC Reset (RHR). Will reset the receive HDLC controller and flush the receive FIFO. Must be cleared and set again for a subsequent reset.

0 = normal operation

1 = reset receive HDLC controller and flush the receive FIFO

135 of 248

012103

Please contact telecom.support@dalsemi.com or search http://www.maxim-ic.com for updated

information.

Image 135

Maxim DS21Q55 specifications H1RC, H2RC, Hdlc #1 Receive Control, Hdlc #2 Receive Control, 31h, 32h, RHR Rhms Rsfd

Contents

Description FeaturesApplications Ordering Information Product Preview DS21Q55 Ansi Clock Synthesizer Feature HighlightsGeneral Line Interface System Interface Framer/Formatter Control Port Test and DiagnosticsHdlc Controllers Extended System Information Bus Product Preview DS21Q55 012103 Table of Contents Channel Blocking Registers Error Count RegistersSignaling Operation PER-CHANNEL Idle Code Generation 186 149170 177 AC Timing Parameters and Diagrams Operating ParametersMechanical Descriptions Document Revision History Block Diagram Figure Block Diagram PIN Function Description Transmit Side Pins Input/Output Transmit Signaling InputTSYNCx Transmit Sync Receive Side Pins Receive Sync Receive Signaling OutputReceive Signaling Freeze RSYNCx Parallel Control Port Pins INTTstrst BTS MUX Jtms Jtag Test Access Port PinsA7/ALEAS Jtrst Line Interface Pins Supply Pins Pinout DS21Q55 PIN Description Table PIN Symbol Type Description ESIBRD2 DVSS3DVSS4 ESIBRD1 RLCLK1 RFSYNC2RFSYNC3 RFSYNC4 RSYNC2 RSIGF3RSIGF4 RSYNC1 TNEGI2 TLINK3TLINK4 TNEGI1 TVSS2 TVSS3TVSS4 AD1 Package DS21Q55 Pin DIAGRAM, 27mm BGA Parallel Port Register MapAddress Register Name Abbreviation PCDR1 SR9IMR9 Pcpr RS4 RS1RS2 RS3 H1FC TCBR3TCBR4 H1TC RAF RFDLM1RFDLM2 Iboc Information Rsaoics Rsrcs Rfcs Brcs Thscs Peics Tfcs Btcs Special PER-CHANNEL Register OperationRegister Name Pcpr PCDR4 PCDR1PCDR2 PCDR3 Programming Sequence Figure Programming Model Mstrreg Power-Up SequenceMaster Mode Register TEST1 TEST0 Effect on Output Pins Status Registers Interrupt Handling IIR2 Information RegistersInterrupt Information Registers IIR1 Clock MAP Clock MAP FigureTransmit Clock Source OOF2 OOF1 OUT of Frame Criteria T1 FRAMER/FORMATTER Control RegistersT1 Control Registers T1RCR1 T1RCR2 Bit 1/Receive Japanese CRC6 Enable RJCBit 5/Receive B8ZS Enable RB8ZS = B8ZS disabled Bit 6/Receive Frame Mode Select RFM = D4 framing mode T1TCR1 TB8ZS TSLC96 Tzse FBCT2 FBCT1 TD4YM Tzbtsi TB7ZS Bit 7/Transmit B8ZS Enable TB8ZS = B8ZS disabledT1TCR2 06h 07h Bit 2/Transmit Frame Mode Select TFM = D4 framing modeT1CCR1 T1 Common Control Register T1 Receive-Side Digital-Milliwatt Code Generation T1 Transmit Transparency T1RDMR1 T1RDMR2T1RDMR3 10h T1 Information RegisterINFO1 Information Register T1 Alarm Criteria Table Alarm SET Criteria Clear CriteriaYellow Alarm RAI E1 FRAMER/FORMATTER Control Registers E1 Control RegistersE1RCR1 Rcla E1 SYNC/RESYNC Criteria TableE1RCR2 34h E1TCR1 E1TCR2 Bit 0/Automatic Remote Alarm Generation ARA = disabledBit 1/Automatic AIS Generation Aais = disabled Bit 2/Automatic E-Bit Enable Aebe Automatic Alarm Generation E1 Information Registers INFO3INFO7 E1 Alarm Criteria Table Common Control and Status Registers CCR1TCSS1 TCSS0 Transmit Clock Source SR2 IDR 19h Bit 2/Receive Unframed All Ones Blue Alarm Condition RUA1IMR2 Interrupt Mask Register SR3 1AhLspare LDN LUP Lotc Lorc V52LNK Rdma RRA Bit 2/V5.2 Link Detected Condition V52LNK Bit 0/Receive Remote Alarm Condition RRA = interrupt maskedIMR3 1Bh Bit 2/Receive Multiframe Event RMF SR41Ch RSA1 RSA0 TMF TAF RMF Rcmf RAF IMR4 IOCR1 11. I/O PIN Configuration Options IOCR2 4Ah Loopback ConfigurationLbcr Loopback Control Register Information Per-Channel Loopback PCLR1PCLR2 4Eh PCLR34Dh PCLR4 Ercnt Error Count Registers T1 Operation Line Code Violation Count Register LcvcrT1 Line Code Violation Counting Options Table E1 Line Code Violation Counting Options Table LCVCR2 LCVCR1Line Code Violation Count Register 42h Framing Mode Path Code Violation Count Register PcvcrT1 Path Code Violation Counting Arrangements Table ERCNT.1 Framing Mode Count MOS or F-BIT Errors What is CountedFrames Out Of Sync Count Register Foscr T1 Frames OUT of Sync Counting Arrangements Table Information EBCR1 Bit Counter Register EbcrFOSCR1 FOSCR2 TDS0M 14. DS0 Monitoring FunctionTransmit DS0 Monitor Registers TDS0SEL Receive DS0 Monitor Registers RDS0SELRDS0M Signaling Operation Change Of State Processor-Based Receive SignalingHardware-Based Receive Signaling Receive-Signaling Reinsertion at Rser Sigcr Force Receive Signaling All OnesReceive-Signaling Freeze Signaling Control Register CH4-A CH4-B MSB LSBMSB LSB CH2-A CH2-B CH1-A CH1-B CH9-A CH9-B CH9-C CH9-D RS6 Receive Signaling Registers E1 Mode, CAS FormatRS1 to RS16 60h to 6Fh RSCSE3 RSCSE1 , RSCSE2 , RSCSE3 , RSCSE4RSCSE1 RSCSE2 Processor-Based Transmit Signaling Channel Phone 15.2.1.1 T1 Mode15.2.1.2 E1 Mode Time Slot Numbering Schemes Table TS1 TS2 TS3 TS4 TS5 TS6 TS7 TS8 TS9 Transmit Signaling Registers E1 Mode, CAS FormatTS1 to TS16 50h to 5Fh Transmit Signaling Registers E1 Mode, CCS Format 50h to 5Bh Transmit Signaling Registers T1 Mode, ESF Format TS4 TS1 CH4-A CH4-BTS2 CH6-A CH6-B TS3 CH8-A CH8-B Software Signaling Insertion Enable Registers, E1 CAS Mode SSIE1SSIE2 SSIE4 SSIE30Ah Lcaw Software Signaling Insertion Enable Registers, T1 Mode Hardware-Based Transmit Signaling PER-CHANNEL Idle Code Generation Idle Code Array Address Mapping TableBits 0-5 of Iaar Register Maps to Channel Write Iaar = 40h Write Pcicr = 7Eh Idle Code Programming Examples TCICE2 IaarPcicr TCICE1 Information RCICE2 TCICE3TCICE4 RCICE1 87h RCICE386h RCICE4 Channel Blocking Registers RCBR1RCBR2 TCBR2 RCBR3RCBR4 TCBR1 8Fh TCBR38Eh TCBR4 Elastic Stores Operation 4Fh Bit 0/Receive Elastic Store Enable ReseEscr Elastic Store Control Register IMR5 SR51Eh Tesf Tesem Tslip Resf Resem Rslip Product Preview DS21Q55 109 012103 18.1.1 T1 Mode 18.1.2 E1 ModeReceive Side Elastic Stores Initialization Elastic Store Delay After Initialization TableMinimum-Delay Mode Transmit Side 112 012103 CRC-4 Recalculate Method Figure 19. G.706 INT Ermediate CRC-4 Updating E1 Mode only 20. T1 BIT Oriented Code BOC Controller Transmit BOCReceive BOC Rboce RBR RBF1 RBF0 Sboc BoccBOC Control Register 37h 24h Receive FDL RegisterC0h SR8 IMR8 Additional Sa and International Si BIT Operation E1 only Hardware Scheme MethodInternal Register Scheme Based On Double-Frame Method Rnaf RAF Tnaf TAF C8h Internal Register Scheme Based On CRC4 Multiframe MethodRSiAF Receive Si Bits of the Align Frame RRA RSa5 RSa4Receive Sa4 Bits CBh RSa7 RSa6Receive Sa6 Bits CDh RSa8 Receive Sa8 BitsCFh TSiAF Transmit Si Bits of the Align FrameD2h TRA TSa5 TSa4Transmit Sa4 Bits D5h TSa7 TSa6Transmit Sa6 Bits D7h TSa8 Transmit Sa8 BitsD9h Tsacr Basic Operation Details Hdlc Controllers Hdlc Controller Registers Table 90h, A0h Hdlc ConfigurationH1TC, H2TC Hdlc #1 Transmit Control, Hdlc #2 Transmit Control 31h, 32h Bit 0/Receive SS7 Fill In Signal Unit Delete RsfdH1RC, H2RC Hdlc #1 Receive Control, Hdlc #2 Receive Control TFLWM2 TFLWM1 TFLWM0 Transmit Fifo Watermark Bytes Fifo ControlH1FC, H2FC RFHWM2 RFHWM1 RFHWM0 Receive Fifo Watermark Bytes H2RCS1, H2RCS2, H2RCS3, H2RCS4 Hdlc MappingReceive Register Channels H1RTSBS, H2RTSBS 96h, A6hRCB8SE RCB7SE RCB6SE RCB5SE RCB4SE RCB3SE RCB2SE RCB1SE Transmit 97h, 98h, 99h, 9Ah A7h, A8h, A9h, AAhTHCS7 THCS6 THCS5 THCS4 THCS3 THCS2 THCS1 THCS0 H1TTSBS, H2TTSBS 9Bh, AbhTCB8SE TCB7SE TCB6SE TCB5SE TCB4SE TCB3SE TCB2SE TCB1SE Tmend RPE RPS Rhwm RNE Tlwm TNF SR6, SR7Hdlc #1 Status Register Hdlc #2 Status Register 20h, 22h IMR6, IMR7 INFO5, INFO6 PS2 PS1 PS0 Packet StatusINFO4 H1RPBA, H2RPBA Fifo InformationReceive Packet Bytes Available H1TFBA, H2TFBA 22.3.5 H1TF, H2TFH1RF, H2RF Legacy FDL Support T1 Mode Receive Hdlc Code ExampleReceive Section Rfdl RFDL7 RFDL6 RFDL5 RFDL4 RFDL3 RFDL2 RFDL1 RFDL0RFDLM1, RFDLM2 Transmit FDL Register 22.6 D4/SLC-96 OperationTransmit Section Tfdl Basic Network Connections Figure Line Interface Unit LIU LIU Receiver LIU Operation Receive G.703 Synchronization Signal E1 Mode Monitor ModeTypical Monitor Application Figure Transmit Short-Circuit Detector/Limiter Transmit BPV Error InsertionTransmit G.703 Synchronization Signal E1 Mode LIU Transmitter Mclk Prescaler CMI Code Mark Inversion OptionCMI Coding Figure LIC1 23.7 LIU Control Registers Application Return Loss E1 Mode 7Dh Network Mode GC5 GC4 GC3 GC2 GC1 GC0Tlbc Transmit Line Build-Out Control Bit 7/E1/T1 Select ETS LIC279h ETS Lirst Ibpv TUA1 Jamux Scld Clds MM1 MM0 LIC3 MPS1 MPS0 Jamux LIC2.3 RT1 RT0 Internal Receive Termination ConfigurationTT1 TT0 Internal Transmit Termination Configuration LIC4 RL3 RL2 RL1 RL0 INFO2 CCR4 Lrcl Tcle Tocd Lolitc Ilut Timer RscosSR1 16h Timer Rscos IMR117h 1µF Recommended Circuits Basic Interface Figure Protected Interface Using Internal Receive Termination Specification Recommended Value Component Specifications Transformer Specifications Table T1 Transmit Pulse Template Figure E1 Transmit Pulse Template Figure Jitter Tolerance E1 Mode Figure Jitter Tolerance T1 Mode Figure Jitter Attenuation E1 Mode Figure Jitter Attenuation T1 Mode Figure Programmable IN-BAND Loop Code Generation and Detection TC1 TC0 IbccRDN2 RDN1 RDN0 RUP2 RUP1 RUP0 TCD2 TCD1Transmit Code Definition Register B7h RUPCD2 RUPCD1 RDNCD1 RDNCD2 RsccRSC2 RSC1 RSC0 RSCD2 RSCD1Receive -Spare Code Definition Register BEh Bert Function Bert Register Description BC1PS2 PS1 PS0 Pattern Definition Length Bits EIB2 EIB1 EIB0 Error Rate InsertedBC2 E1h EAh Bit 0/BERT Enable Berten = Bert disabledBIC BER T Interface Control Register SR9 26hBbed Bbco BEC0 BRA1 BRA0 Brlos Bsync Bawc IMR9 BRP3 Bert Repetitive Pattern SetBRP1 BRP2 BBC3 Bert Bit CounterBBC1 BBC2 BEC3 Bert Error CounterBEC1 BEC2 Payload Error Insertion Function Transmit Error Insertion Setup Sequence TableStep Action ERC Error Rate Control RegisterBits 0 to 3/Error Insertion Rate Select Bits ER0 to ER3 ER3 ER2 ER1 ER0 Error Rate NOE1 Number Of Error RegistersError Insertion Examples Table Value Write Read Number Of Errors Left Register NOEL1NOEL2 Channel Interleave Mode Frame Interleave ModeInterleaved PCM BUS Operation Iboc DA0 Device PositionIBS1 IBS0 BUS Size DS21Q55 #1 Rser DS21Q55 #3 Rser IBO Example Figure Esib Group of Four DS21Q55s Figure Extended System Information BUS Esib ESIBSEL2 ESIBSEL1 ESIBSEL0 BUS BIT Driven ESIBCR1Extended System Information Bus Control Register B0h B1h ESI3SEL2 ESI3SEL1 ESI3SEL0 Status Output T1 Mode E1 ModeESI4SEL2 ESI4SEL1 ESI4SEL0 Status Output T1 Mode E1 Mode ESIBCR2 ESIB4 ESIB1ESIB2 ESIB3 Programmable Backplane Clock Synthesizer CCR2BPCS1 BPCS0 Tdatfmt Tgpcken Rdatfmt Rgpcken Fractional T1/E1 SupportCCR3 72h Jtag Functional Block Diagram Figure JTAG-BOUNDARY-SCAN Architecture and TEST-ACCESS Port Run-Test-Idle Test-Logic-ResetUpdate-DR TAP Controller State Machine Shift-IR Update-IRSelect-IR-Scan Capture-IR TAP Controller State Diagram Figure Instruction Register Instruction Codes for Ieee 1149.1 Architecture TableInstruction Selected Register Instruction Codes Device BIT ID ID Code Structure TableDevice ID Codes Table MSB LSB Identification Register Test RegistersBoundary Scan Register Bypass Register ESIBS0 BIT PIN Symbol Type Control BIT DescriptionBoundary Scan Control Bits Table Rchblk Jtms Bpclk Jtclk Jtrst Esibrd Tsig Teso NXA Tdata NXA Tsysclk Tssync TchclkESIBS1 MUX Dvss Dvdd Rsysclk Rsync RLOS/LOTC Receive Side ESF Timing Figure Rclk Rsysclk Rsysclk Rser Transmit Side D4 Timing Figure Transmit Side ESF Timing Figure Transmit Side Boundary Timing With Elastic Store Disabled Tsysclk TSER1 32.2 E1 Mode Receive Side Timing Figure Receive Side Boundary Timing With Elastic Store Disabled RSYNC2 Rmsync RSYNC3 Rchclk Rchblk 221 012103 Receive IBO Channel Interleave Mode Timing Figure Receive IBO Frame Interleave Mode Timing Figure TIMING, E1 Mode only Figure Transmit Side Timing Figure Tser LSB Si Tssync Tchclk Tchblk 228 012103 Transmit IBO Channel Interleave Mode Timing Figure Transmit IBO Frame Interleave Mode Timing Figure Thermal Characteristics Operating Parameters Absolute Maximum RatingsTHETA-JA θJA vs Airflow Capacitance DC CharacteristicsParameter Symbol MIN TYP MAX Recommended DC Operating Conditions Parameter Symbol MIN TYP MAX Units AC Timing Parameters and Diagrams Intel BUS Write Timing BTS = 0 / MUX = 1 Figure Intel BUS Read Timing BTS = 0 / MUX = 1 Figure Motorola BUS Timing BTS = 1 / MUX = 1 Figure 236 012103 Intel BUS Read Timing BTS = 0 / MUX = 0 Figure Motorola BUS Read Timing BTS = 1 / MUX = 0 Figure Receive Side AC Characteristics AC CHARACTERISTICS-RECEIVE SideParameter Symbol MIN TYP MAX Units Receive Side Timing T1 Mode Figure Receive Side TIMING, Elastic Store Enabled T1 Mode Figure Receive Line Interface Timing Figure MAX Units Transmit AC CharacteristicsParameter Symbol MIN TYP E1 Tsysclk = 8.192MHz Tsysclk = 16.384MHz Transmit Side TIMING, Elastic Store Enabled Figure Transmit Line Interface Timing Figure Mechanical Descriptions Product Preview DS21Q55 248 012103