Processor Signal Descriptions

A.12 Validation signals

Table A-17shows the validation signals.

Table A-17 Validation signals

Signal

Direction

Clocking

Description

 

 

 

 

VALEDBGRQ

Output

CLKIN

Debug request

 

 

 

 

nVALIRQ

Output

CLKIN

Request for an interrupt

 

 

 

 

nVALFIQ

Output

CLKIN

Request for a Fast Interrupt

 

 

 

 

nVALRESET

Output

CLKIN

Request for a reset

 

 

 

 

ARM DDI 0363E

Copyright © 2009 ARM Limited. All rights reserved.

A-22

ID013010

Non-Confidential, Unrestricted Access

 

Page 435
Image 435
ARM R4F, r1p3 manual Validation signals, Table A-17shows the validation signals