AC Characteristics

The timing parameters for the dual-redundant core compare logic output buses, DCCMOUT[7:0] and DCCMOUT2[7:0], are implementation-defined. Contact the implementer of the macrocell you are working with.

ARM DDI 0363E

Copyright © 2009 ARM Limited. All rights reserved.

15-13

ID013010

Non-Confidential, Unrestricted Access

 

Page 413
Image 413
ARM r1p3, R4F manual 15-13