Cycle Timings and Interlock Behavior

PUSH {R1-R7}

ADD R10,R10,R7

Note

In the examples, R0 and sp are 64-bit aligned addresses. The instructions PUSH and POP always use the sp register for the base address.

ARM DDI 0363E

Copyright © 2009 ARM Limited. All rights reserved.

14-23

ID013010

Non-Confidential, Unrestricted Access

 

Page 387
Image 387
ARM R4F, r1p3 manual 14-23