Manuals / ARM / Computer Equipment / Computer Hardware

ARM R4F, r1p3 manual QADD, QDADD, QSUB, and Qdsub instructions

Models: R4F r1p3 R4

1 456

Download 456 pages 40.06 Kb

Page 373

Image 373

Cycle Timings and Interlock Behavior

14.4QADD, QDADD, QSUB, and QDSUB instructions

This section describes the cycle timing behavior for the QADD, QDADD, QSUB, and QDSUB instructions.

These instructions perform saturating arithmetic. They have a result latency of two. The QDADD and QDSUB instructions must double and saturate the register <Rn> before the addition. This register is an Early Reg.

Table 14-5shows the cycle timing behavior for QADD, QDADD, QSUB, and QDSUB instructions.

Table 14-5 QADD, QDADD, QSUB, and QDSUB instruction cycle timing behavior

Instructions	Cycles	Early Reg	Result latency

QADD, QSUB	1	-	2

QDADD, QDSUB	1	<Rn>	2

ARM DDI 0363E	Copyright © 2009 ARM Limited. All rights reserved.	14-9
ID013010	Non-Confidential, Unrestricted Access

Page 373

Image 373

ARM R4F, r1p3 manual QADD, QDADD, QSUB, and Qdsub instructions

Contents

Cortex-R4 and Cortex-R4F Technical Reference Manual Cortex-R4 and Cortex-R4FCopyright 2009 ARM Limited. All rights reserved Chapter Introduction Cortex-R4 and Cortex-R4F Technical Reference ManualChapter Processor Initialization, Resets, and Clocking Chapter AC Characteristics Appendix B ECC Schemes List of Tables Adfsr and Aifsr bit functions Dirty register format, with ECC 11-12 Example interlocks 14-11 Table A-18 FPU signals Table C-1 List of Figures Cache operations C7 format for Set and Way Vector Catch Register format 11-20 Feedback on PrefaceAbout this book Using this bookProduct revision status Identifies the major revision of the productTypographical ConventionsSignals Timing diagramsThis section lists publications by ARM and by third parties Further readingARM publications Other publicationsARM welcomes feedback on this product and its documentation FeedbackFeedback on this product Feedback on this bookIntroduction About the processor About the architecture This section describes the main components of the processor Components of the processorDebug on System control coprocessor on Interrupt handling onFloating Point Unit Data Processing UnitLoad/store unit Prefetch unitMemory Protection Unit Instruction and data cachesTCM interfaces 5 L2 AXI interfaces Error correction and detectionAXI master interface AXI slave interfaceSystem performance monitoring DebugETM interface Real-time debug facilitiesInterrupt handling System control coprocessorVIC port Low interrupt latencyChanges Return from exception using data from the stackExternal interfaces of the processor Processor has the following interfaces for external accessAPB Debug interface ETM interface Test interface APB Debug interfaceRun mode Power managementStandby mode Shutdown modeConfigurable options Configurable optionsAtcm VFP BtcmFPU includeda MPUAtcmpcen Configurable options at reset Feature Options RegisterB0TCMPCEN B1TCMPCENB0TCMECEN AtcmecenB1TCMECEN AtcmrmwNames of the pipeline stages and their functions are Execution pipeline stagesInstruction decode Iss First stage of data memory accessExecute stages Write-back of data from the execution pipelinesRedundant core comparison Test features Documentation Product documentation, design flow, and architectureDesign flow Configuration inputs Build configurationSoftware configuration Architectural informationAdvanced Microcontroller Bus Architecture protocol Processor identification Product revision informationRevision field, Main ID Register Variant field, Main ID RegisterVariant field, Debug ID Register Revision field, Debug ID RegisterRegisters on Programmer’s ModelProgram status registers on Exceptions onAbout the programmer’s model Instruction set states Switching stateARM state Thumb stateOperating modes Data types Byte-invariantbig-endian format Little-endian format Memory formatsByte-invariant big-endian format Little-endian formatRegister set RegistersRegister mode identifiers Mode Mode identifier General registers and program counter N, Z, C, and V bits Program status registersIT bits Q bitDNM bits J bitGE bits A bit E bitI and F bits Non-maskable fast interrupts onM40 Mode Visible state registers Thumb PSR mode bit valuesM bits Modification of PSR bits by MSR instructionsARM DDI 0363E Exceptions Reset on Interrupts on Aborts onException entry and exit summary Exception entry and exit summaryLeaving an exception Taking an exceptionInterrupts ResetInterrupt request Program status registers on Non-maskable fast interrupts Fast interrupt requestNon-maskable fast interrupts Interrupt controller Interrupt entry flowchartInterrupt entry sequence Prefetch aborts AbortsData aborts Precise abortsAborts in Strongly Ordered and Device memory Imprecise abortsSupervisor call instruction Abort handlerBreakpoint instruction Undefined instructionException vectors Acceleration of execution environments Architecture Reference Manual Unaligned and mixed-endian data access supportBig-endian instruction support Resets on Processor Initialization, Resets, and ClockingReset modes on Initialization onCaches on TCM on Initialization1 MPU 2 CRS5 TCM CachesPreloading TCMs Write to TCM directly from debugger DMA into TCMPreloading TCMs with parity or ECC Using TCMs from reset NRESET ResetsPRESETDBGn NSYSPORESETPower-on reset Reset modesNormal operation Processor resetHalt operation AXI interface clocking Clock gating ClockingAXI interface clocking Clock gatingSystem Control Coprocessor System control coprocessor functional groups About the system control coprocessorFunction Register/operation Reference to description System control coprocessor register functionsFcse PID Configuration Region System control and configurationTCM control TCM Status System performance Performance monitoringCache control and configuration MPU control and configurationSystem performance monitor TCM control and configurationSystem performance monitor registers System validationARM DDI 0363E Register allocation System control coprocessor registersRAZ Undefined MPU Region Size Read/write Enable Undefined MPU Region Access Read/writeControl Undefined MPU Memory Region Read/write NumberARM DDI 0363E Event Select Read/write Unpredictable Performance Monitor Undefined C3-c11 C12 Performance Monitor Read/writeCount Undefined Undefined C1-c15 C12 C0-c15 C13 C14 User Enable Read/writeRAZ,ignore Writes Context ID Read/write7shows the arrangement of bits in the register 2 c0, Main ID RegisterMain ID Register bit functions 3 c0, Cache Type RegisterBits Field Function 4 c0, TCM Type Register To access the Cache Type Register, read CP15 withCache Type Register bit functions Bits Field Function TCM Type Register bit functions Bits Field FunctionTo access the MPU Type Register, read CP15 with To access the TCM Type Register, read CP15 with5 c0, MPU Type Register TCM Type Register bit functionsC0, Processor Feature Register 0, PFR0 Processor Feature Registers6 c0, Multiprocessor ID Register C0, Processor Feature Register 1, PFR1 To access the Processor Feature Register 0 read CP15 withProcessor Feature Register 0 bit functions Processor Feature Register 1 bit functions8 c0, Debug Feature Register To access the Processor Feature Register 1 read CP15 withDebug Feature Register 0 bit functions 3124 Reserved9 c0, Auxiliary Feature Register To access the Debug Feature Register 0 read CP15 withMemory Model Feature Registers C0, Memory Model Feature Register 0, MMFR010 Memory Model Feature Register 0 bit functions C0, Memory Model Feature Register 1, MMFR111 Memory Model Feature Register 1 bit functions 16 Memory Model Feature Register 1 formatWFI C0, Memory Model Feature Register 2, MMFR2DMB 13 Memory Model Feature Register 3 bit functions C0, Memory Model Feature Register 3, MMFR33112 Reserved C0, Instruction Set Attributes Register 0, ISAR0 Instruction Set Attributes Registers14 Instruction Set Attributes Register 0 bit functions 20 Instruction Set Attributes Register 1 format C0, Instruction Set Attributes Register 1, ISAR1ITE C0, Instruction Set Attributes Register 2, ISAR2Indicates support for if then instructions PSR 16 Instruction Set Attributes Register 2 bit functionsIndicates support for PSR instructions 17 Instruction Set Attributes Register 3 bit functions C0, Instruction Set Attributes Register 3, ISAR3Thumb instruction sets 23 Instruction Set Attributes Register 4 format C0, Instruction Set Attributes Register 4, ISAR412 c0, Current Cache Size Identification Register C0, Instruction Set Attributes Registers18 Instruction Set Attributes Register 4 bit functions 8KB 4KB3130 Reserved 13 c0, Current Cache Level ID Register15 c1, System Control Register 14 c0, Cache Size Selection RegisterAFE 23 System Control Register bit functionsTRE Nmfi= data caching disabled. This is the reset value Enables L1 data cache= data caching enabled = strict alignment fault checking enabledC1, Auxiliary Control Register Auxiliary Control Registers24 Auxiliary Control Register bit functions Axiscuen AxiscenDilsm DeolpDbwr RsdisDlfo DnchC15, Secondary Auxiliary Control Register 25 Secondary Auxiliary Control Register bit functions IXC DoofmacsOFC UFCPrimary input RMWENRAM1 defines the reset value 17 c1, Coprocessor Access RegisterPrimary input RMWENRAM0 defines the reset value AtcmeccC5, Data Fault Status Register Fault Status and Address RegistersAll other encodings for these FSR bits are Reserved 28 Data Fault Status Register bit functions C5, Instruction Fault Status RegisterTo use the Dfsr read or write CP15 with C5, Auxiliary Fault Status Registers To access the Ifsr read or write CP15 withThere are two auxiliary fault status registers 29 Instruction Fault Status Register bit functions30 Adfsr and Aifsr bit functions C6, Data Fault Address Register= Atcm = Btcm19 c6, MPU memory region programming registers C6, Instruction Fault Address RegisterC6, MPU Region Base Address Registers C6, MPU Region Size and Enable Registers158 Sub-region disable C6, MPU Region Access Control Registers32 Region Size Register bit functions TEX 33 MPU Region Access Control Register bit functionsC6, MPU Memory Region Number Register 34 Access data permission bit encodingUNP 35 MPU Memory Region Number Register bit functionsPoint of Coherency PoC Cache operationsPoint of Unification PoU Set and Way format Invalidate and clean operationsAddress format 37shows the cache sizes and the resultant bit range for Set36 Functional bits of c7 for Set and Way 37 Widths of the set field for L1 cache sizes Size SetData Memory Barrier operation Data Synchronization Barrier operation21 c9, Btcm Region Register 38 Functional bits of c7 for address format Bits Field22 c9, Atcm Region Register To access the Btcm Region Register, read or write CP15 with39 Btcm Region Register bit functions 23 c9, TCM Selection Register To access the Atcm Region Register, read or write CP15 with24 c11, Slave Port Control Register 40 Atcm Region Register bit functions26 c13, Context ID Register 25 c13, Fcse PID Register312 Reserved RAZ/UNP27 c13, Thread and Process ID Registers Validation Registers C15, nVAL IRQ Enable Set RegisterCcnt overflow IRQ request Ccnt overflow FIQ request C15, nVAL FIQ Enable Set RegisterC15, nVAL Debug Request Enable Set Register C15, nVAL Reset Enable Set RegisterCcnt overflow reset request Ccnt overflow debug request C15, nVAL IRQ Enable Clear Register48 nVAL IRQ Enable Clear Register format C15, nVAL FIQ Enable Clear Register303 Reserved UNP or Sbzp C15, nVAL Reset Enable Clear Register51 nVAL Debug Request Enable Clear Register format C15, nVAL Debug Request Enable Clear Register50 nVAL Cache Size Override Register C15, nVAL Cache Size Override Register318 Reserved B0000 4kB B0001 8kB B0011 16kB B0111 32kB B1111 64kB53 Correctable Fault Location Register cache Correctable Fault Location Register52 Correctable Fault Location Register cache Build Options Registers To access the Build Options 1 Register, write CP15 withC15, Build Options 1 Register C15, Build Options 2 RegisterNoicache 55 Build Options 2 RegisterNodcache AtcmesNoie BtcmesNofpu NompuNoharderrorcach To access the Build Options 2 Register, write CP15 withDcachees AxibusparityPrefetch Unit About the prefetch unit Disabling program flow prediction Branch predictionBranch predictor Configuring the branch predictorIncorrect predictions and correction Return stack Events and Performance Monitor About the events Bit position Update ValueEvent bus interface bit functions EventETMEXTOUT1 ETMEXTOUT0Instruction cache access Non-cacheable access on AXI master busBut with different attributes Dual issue case a branch Dual issue case B1, B2, F2 load/store, F2DTCM correctable ECC error reported by prefetch unit Yes TCM correctable ECC error reported by load/store unit YesAbout the PMU Performance monitoring registers are described Performance monitoring registers1 c9, Performance Monitor Control Register 2shows how the bit values correspond with the Pmnc RegisterPmnc Register bit functions 2 c9, Count Enable Set Register3 c9, Count Enable Clear Register To access the Cntens Register, read or write CP15 withCntens Register bit functions Bits Field Function Cycle counter enable clear To access the Cntenc Register, read or write CP15 with4 c9, Overflow Flag Status Register Cntenc Register bit functions Bits Field Function5shows how the bit values correspond with the Flag Register To access the Flag Register, read or write CP15 with5 c9, Software Increment Register 6 c9, Performance Counter Selection Register To access the Swincr Register, read or write CP15 withSwincr Register bit functions Bits Field Function 313 Reserved RAZ on reads, Sbzp on writes Increment Counter8 c9, Event Selection Register 7 c9, Cycle Count RegisterSEL EVTSELx Register bit functions To access the EVTSELx Register, read or write CP15 with9 c9, Performance Monitor Count Registers 10 c9, User Enable RegisterUseren Register bit functions Ccnt overflow interrupt enable 11 c9, Interrupt Enable Set Register10 Intens Register bit functions Bits Field Function Ccnt overflow interrupt enable bit 12 c9, Interrupt Enable Clear Register11 Intenc Register bit functions Bits Field Function To access the Intenc Register, read or write CP15 with Use of the event bus and counters Event bus interfaceMPU software-accessible registers on MPU faults onMemory Protection Unit About the MPU Default memory mapTrue Region base address Memory regionsRegion size SubregionsRegion attributes Region access permissionsOverlapping regions RegionExample of using subregions Example of using regions that overlapTCM regions Background regionsMemory types Using memory typesARM DDI 0363E TEX20, C, and B encodings Description Memory Type Shareable? Region attributes1BB Cacheable memory policiesMPU interaction with memory system On page 7-2shows the default memory mapFollowing code is an example of disabling the MPU Background fault Permission fault Alignment fault MPU faultsBackground fault Permission faultOn page 4-5shows the CP15 registers that control the MPU MPU software-accessible registersLevel One Memory System About the L1 memory system L1 memory system block diagram Parity Bit ECC on About the error detection and correction schemesParity Hard errors Error checking and correctionBit ECC Read-Modify-WriteCorrect inline Error correctionCorrect-and-retry Faults Fault handlingClasses of fault that can occur are MPU faultsCache and TCM parity and ECC errors External faultsTCM external faults Debug events Fault status informationPrecise and imprecise aborts Abort exceptionsImprecise abort exceptions Precise abort exceptionsUsage models Types of aborts Conditions Source Precise Fatal Correctable errorsAXI ARM DDI 0363E TCM attributes and permissions About the TCMsTCM internal error detection and correction Atcm and Btcm configurationHandling TCM parity errors on Handling TCM ECC errors on Handling TCM ECC errors Handling TCM parity errorsTCM arbitration TCM initialization External TCM errorsTCM port protocol AXI slave interfaces for TCMs Store buffer About the cachesStore buffer merging Cache maintenance operationsStore buffer behavior Store buffer drainingError build options Cache error detection and correctionHandling cache parity errors Address decoder faultsCache parity error behavior Value Behavior Cache ECC error behavior Value Behavior Handling cache ECC errorsErrors on data cache read Errors on instruction cache readErrors on data cache write Errors on evictionsInvalidate all instruction cache Clean data cache by set/way Tag RAM Cache RAM organizationDirty RAM on Data RAM on Tag RAMData RAM Dirty RAMCache sizes and tag RAM organization Tag RAM organization Organization of a dirty RAM lineNonsequential read operation performed with one RAM access Data RAM sizes without parity or ECC implemented 13 Data cache RAM bits, with parity Description Disabling or enabling all of the caches Cache interaction with memory systemFollowing code is an example of enabling caches 15 Data cache data RAM sizes with ECC Cache size Data RAMsDisabling or enabling instruction cache Disabling or enabling error checkingDisabling or enabling data cache MCR p15 R0, c1 Write System Control Register Internal exclusive monitor Memory types and L1 memory system behavior TCM error events Error detection eventsInstruction-cache error events Data-cache error eventsARM DDI 0363E Level Two Interface About the L2 interface 1shows the AXI master interface attributes AXI master interfaceAttribute Value Comments Outstanding write/read access on different IDs Identifiers for AXI bus accessesOutstanding write accesses with the same ID Write responseMemory attributes Eviction bufferArcachem and Awcachem encodings Encoding a Meaning Aruserm and Awuserm encodingsMemory system implications for AXI accesses Strongly Ordered and Device transactions on AXI master interface transfersLinefills on Strongly Ordered and Device transactions Restrictions on AXI transfersNon-cacheable Ldrb Address20Ldrh from Strongly Ordered or Device memory Address30 LDR or LDM that transfers one registerLDM5, Strongly Ordered or Device memory Address40 LDM that transfers five registersStrh to Strongly Ordered or Device memory Address20 Strb to Strongly Ordered or Device memory Address40STM of seven registers STR or STM of one registerFirst Wstrbm Cache line write-back eviction LinefillsNon-cacheable reads 15 LDR or LDM1 from Non-cacheable Normal memory Address20 14 Ldrh from Non-cacheable Normal memory Address20Non-cacheable or write-through writes AXI transaction splitting 20 AXI transaction splitting, data in two cache lines Normal write mergingExample 9-1 Write merging ARM DDI 0363E AXI slave interface for cache RAMs AXI slave interfaceCache parity and ECC support TCM parity and ECC supportAXI slave control 25 AXI slave interface attributes AXI slave characteristicsEnabling or disabling AXI slave accesses TCM RAM access on Cache RAM access on Accessing RAMs using the AXI slave interface26 RAM region decode AxUSERS bit One-hot RAM select ARADDRSMSB, see Table TCM RAM access27 TCM chip-select decode Btcm ports RAM selectedMemory map when accessing the cache RAMs Cache RAM accessThis section contains the following 0010 Bank 0100 1000 Data RAM access31 Cache data RAM bank/address decode Inputs ARADDRS1815 0001 Bank 0010 0100 100035 Data format, data cache, with ECC Data bit Description 34 Data format, instruction cache, with ECCTag RAM access ARM DDI 0363E 43 Dirty register format, with ECC Data bit Description Dirty RAM accessARADDRS1815 = 4b1111 Other examples of accessing cache RAMsAbout power control on Power management on Power ControlAbout power control Standby mode Run modeDormant mode Shutdown modeCommunication to the Power Management Controller Debug state on Cache debug on DebugDebug host Protocol converter Debug target Debug systemsDebug host Protocol converterHalting debug-mode debugging About the debug unitMonitor debug-mode debugging Programming the debug unitAll other state information associated with the debug unit Debug register interface 11.3.2 CP14 access permissionsCoprocessor registers Coprocessor registers summaryMemory-mapped registers Offset Register Access Mnemonic Description Hex NumberInstruction Mnemonic Description Debug memory-mapped registersMemory addresses for breakpoints and watchpoints Effects of resets on debug registers Power domainsAPB port access permissions Privilege of memory access permissionLock External debug interface access permissions RegistersOther Debug registers Other registersDebug register descriptions Accessing debug registers6shows the CP14 debug register map 11.4.2 CP14 c0, Debug ID RegisterWRP Debug ID Register functionsBRP 11.4.3 CP14 c0, Debug ROM Address Register To use the Debug ID Register, read CP14 c0 withTo use the Debug ROM Address Register, read CP14 c0 with 11.4.4 CP14 c0, Debug Self Address Offset RegisterDebug Self Address Offset Register functions Debug Self Address Offset Register format10 Debug Status and Control Register functions 11.4.5 CP14 c1, Debug Status and Control RegisterFlag is set to 1 on entry to debug state = disabled, this is the reset value Execute ARM instruction enable bitARM MOE DTR access modeData Transfer Register 12 Watchpoint Fault Address Register functions Watchpoint Fault Address RegisterVector Catch Register Reserved RAZSVC Debug State Cache Control Register Bits Field Reset Description ValueInstruction Transfer Register 14 Debug State Cache Control Register functions15 Debug Run Control Register functions Debug Run Control Register315 Reserved Breakpoint Control Registers Breakpoint Value Registers17 Breakpoint Control Registers functions Corresponding instruction address breakpoint +0 is accessed18 Meaning of BVR bits BVR2220 MeaningWatchpoint Control Registers Watchpoint Value Registers19 Watchpoint Value Registers functions Bits Description 20 Watchpoint Control Registers functions 11 Watchpoint Control Registers formatOperating System Lock Status Register Accessed21 OS Lock Status Register functions Authentication Status RegisterDevice Power-down and Reset Status Register Device Power-down and Reset Control Register= Dbgnopwrdwn is LOW. This is the reset value 23 Prcr functions24 Prsr functions 15 Prsr formatProcessor ID Registers Management registersClaim Tag Set Register Claim Registers27 Claim Tag Set Register functions Bits Field Function 318 Reserved RAZ or Sbzp Claim tag clear Reset value is Lock Access RegisterClaim Tag Clear Register Lock Status RegisterDebug Identification Registers Device Type Register30 Device Type Register functions Field Size Description 32 Fields in the Peripheral Identification Registers33 Peripheral ID Register 0 functions Bits Value Description35 Peripheral ID Register 2 functions 34 Peripheral ID Register 1 functions36 Peripheral ID Register 3 functions 37 Peripheral ID Register 4 functionsComponent Identification Register 10201021 1022Software debug event Debug eventsBehavior of the processor on debug events Halting debug eventDebug event priority Watchpoint debug eventsDebug exception Following sections describe 40shows the values in the link register after exceptionsEffect of debug exceptions on CP15 registers and Wfar Four CP15 registers that record abort information areAvoiding unrecoverable states Privilege on Debug stateEntering debug state 41 Read PC value after debug state entry41 Read PC value after debug state entry Debug event Behavior of the PC and Cpsr in debug stateExecuting instructions in debug state Accessing registers and memoryWriting to the Cpsr in debug state PrivilegeEffect of debug state on non-invasive debug Coprocessor instructionsEffects of debug events on processor registers Exceptions in debug stateImprecise Data Abort Precise Data abortImprecise Data Aborts on entry and exit from debug state Leaving debug stateSets the DSCR1 core restarted flag to This section describes cache debug. It consists Cache debugCache pollution in debug state Cache coherency in debug stateMiscellaneous debug signals APB signalsThis section describes the miscellaneous debug signals External debug interfaceChanging the authentication signals Authentication signals42 Authentication signal restrictions Dbgen a Non-invasive debug permittedIssue an Instruction Synchronization Barrier ISB instruction Example 11-1 Executing an ARM instruction through the ITR Using the debug functionalityDebug communications channel Rules for accessing the DCCDebugger access to the DCC Software access to the DCCExample 11-5shows the code for host-to-target data transfer Example 11-4 Target to host data transfer host endThis section describes the following operations Programming breakpoints and watchpointsProgramming simple breakpoints and the byte address select Example 11-6 Polling the DCC host endExample 11-7 Setting a simple breakpoint Setting a simple aligned watchpointExample 11-8 Setting a simple aligned watchpoint Setting a simple unaligned watchpoint45shows some examples Example 11-9 Setting a simple unaligned watchpointSingle-stepping Not requiredExample 11-10 Single-stepping off an instruction Debug state entryExample 11-11 Entering debug state Example 11-12 Leaving debug state Debug state exitThis section describes the following Accessing registers and memory in debug stateReading and writing registers through the DCC Example 11-13 Reading an ARM registerExample 11-15shows the code to read the PC Reading the PC in debug stateReading the Cpsr in debug state Example 11-16shows the code for reading the CpsrReading memory Example 11-19 Checking for an abort after memory accessExample 11-18shows the code for reading a byte of memory Example 11-17 Writing the CpsrExample 11-21 Reading a word of memory Example 11-20 Reading a block of bytes of memoryExample 11-23 Reading registers in stall mode Example 11-22 Changing the DTR access modeExample 11-24 Writing registers in stall mode Fast register read/writeExample 11-25 Reading a block of words of memory Fast memory read/writeExample 11-27 Reading a coprocessor register Accessing coprocessor registers11-70 Debugging systems with energy management capabilities Emulating power down11-72 FPU Programmer’s Model FPU functionality About the FPU programmer’s modelAbout the VFPv3-D16 architecture FPU views of the register bank General-purpose registersVFPv3 architecture describes the following system registers System registers1shows the VFP system registers in the Cortex-R4F FPU Fpsid is privileged access only All hardware ID information is privileged access onlyMvfr registers are privileged access only This is a change in VFPv3 compared to VFPv2Fpscr Register bit functions Floating-Point Status and Control Register, FpscrDNM RmodeLEN Floating-Point Exception Register, FpexcIDE RAZ DNM IXE RAZ UFE OFE DZE IOE IDCFloating-Point Exception Register bit functions Media and VFP Feature Registers, MVFR0 and MVFR1DEX MVFR0 Register bit functionsFull denormal arithmetic supported for VFP MVFR1 Register bit functionsFull-compliance mode Full-compliance mode Flush-to-zero mode Default NaN modeFlush-to-zero mode Default NaN modeComplete implementation of the Ieee 754 standard Compliance with the Ieee 754 standardIeee 754 standard implementation choices NaN handlingUnderflow ComparisonsQNaN and SNaN handling CDPExceptions Integration Test Registers About Integration Test Registers Programming and reading Integration Test Registers Software access using APBItetmif Register ItctrlItmiscout Itmiscin1312 Processor integration testing1110 Performing integration testing Using the Integration Test RegistersItetmif Register bit assignments Bits Name Function Itetmif Register ETM interfaceItmiscin Register Miscellaneous Inputs Itmiscout Register Miscellaneous OutputsItmiscout Register bit assignments Bits Name Function Bits Name Function Integration Mode Control Register ItctrlDbgrestart Etmextout7shows the fields of the Itctrl Register Bits Access Reset value Name FunctionRAZ/SBZP IntmodeMultiplies on Divide on Branches on Cycle Timings and Interlock BehaviorDual issue on Instruction execution overview About cycle timings and interlock behaviorFlag-setting instructions Following sequence where R1 is a Late Reg takes two cyclesConditional instructions Definition of termsAssembler language syntax Instruction Behavior Sequence Register interlock examplesTakes two cycles because there are no register dependencies Takes three cycles because of the result latency of R1Cycle counts if destination is not PC Data processing instructionsCycle counts if destination is the PC Shifter Example interlocksRegister controlled shifts QADD, QDADD, QSUB, and Qdsub instructions SEL Media data-processingInstruction sequence Behavior Sum of Absolute Differences SADResult of the USAD8 instruction USAD8 instructionUmlals Multiplies14-13 Divide 10 Branch instruction cycle timing behavior BranchesExample instruction Cycles Memory Comments Processor state updating instructions Mode changingAll MRS instructions All MSR instructions to the Spsr13shows the cycle timing behavior for loads to the PC Single load and store instructions13 Cycle timing behavior for loads to the PC Base register updateExample instruction Cycles Memory Result Comments Latency 14-19 Load and Store Double instructions Register offset, then 3-issue cyclesWrite-back Load and Store Multiple instructionsCorrect condition prediction and correct Load Multiples, where the PC is in the register listReturn stack prediction Correct condition prediction and incorrect14-23 RFE and SRS instructions Clrex Synchronization instructionsSome instructions such as cache operations take more cycles Coprocessor instructionsPrefetch Abort Undefined Instruction SVC formerly SWIMiscellaneous instructions Blocking and serializing Floating-point register transfer instructionsSerializing Bit aligned address Floating-point load/store instructionsNot aligned 2,24,5 2,3Floating-point single-precision data processing instructions Floating-point double-precision data processing instructions Dual issue rules Permitted combinations on Dual issueDual issue rules Permitted combinations Dual issue First instruction Second instruction Case28 Permitted instruction combinations Any single-precision CDPi, excluding Case F2stbMultiply-accumulate instructionso Case F2DbProcessor timing on Processor timing parameters on AC CharacteristicsProcessor timing Input port timing parameters Processor timing parametersClock uncertainty 10% Clock uncertainty 50%4shows the input timing parameters for the AXI master port 3shows the timing parameters for the interrupt input portsClock uncertainty 60% Rreadys 5shows the input timing parameters for the AXI slave port7shows the input timing parameters for the ETM input ports 6shows the input timing parameters for the debug input portsClock uncertainty 65% 8shows the timing parameters for the test input portsClock uncertainty 40% 11shows the timing parameters for the interrupt output ports Output ports timing parametersWrite response channel Clock uncertainty 60% 13shows the timing parameters for the AXI slave output portsBRESPS10 Clock uncertainty 45% 16shows the timing parameters for the test output portsFpidc 18shows the timing parameters for the FPU output signals15-13 FPU signals on page A-23 Processor Signal DescriptionsAny About the processor signal descriptionsFrom any clock Table A-1 Global signals Global signalsSignal Direction Clocking Description Table A-2shows the processor configuration signals Configuration signalsTable A-2 Configuration signals InformationTie High for odd parity Tie LOW for even parityRMWENRAM10b Interrupt signals, including VIC interface signals Table A-4 AXI master port signals for the L2 interface L2 interface signalsAXI master port Identification tag for the write response signal Identification tag for the write data group of signalsIdentification tag for the read address group of signals Protection signals provide addition information about a busTable A-5 AXI master port error detection signals AXI master port error detection signalsTable A-6 AXI slave port signals for the L2 interface AXI slave portAXI specification Protection information, privileged/normal access. AWPROT0Protection information, privileged/normal access. ARPROT0 One to 16. a four bit binary value minus one determinesATCM, one hot. AWUSERS30 signal is not part AXI slave port error detection signalsStandard AXI specification Table A-7 AXI slave port error detection signalsTable A-8shows the Atcm port signals TCM interface signalsTable A-9shows the B0TCM port signals Table A-10 B1TCM port signals Table A-10shows the B1TCM port signals= DMA Address for B1TCM data RAM B1TCM RAM access is sequentialWrite data for B1TCM data RAM Write parity or ECC code for B1TCMTable A-11shows the dual redundant core interface signals Dual core interface signalsTable A-11 Dual core interface signals Table A-13shows the debug miscellaneous signals Debug interface signalsTable A-12 Debug interface signals Input Tie-off Debug ROM physical address valid Table A-13 Debug miscellaneous signalsInput Tie-off Debug self-address offset Input Tie-off Debug self-address offset validTable A-14shows the ETM interface signals ETM interface signalsTable A-14 ETM interface signals Table A-15shows the test signals Test signalsTable A-15 Test signals Table A-16shows the Mbist signals Mbist signalsTable A-17shows the validation signals Validation signalsTable A-18 FPU signals FPU signalsECC scheme selection guidelines on page B-2 ECC SchemesECC scheme selection guidelines Revisions NCPUHALT removed from timing diagram Added sectionsClarified byte-invariant big-endian format Clarified little-endian formatChange Location Table C-1 Differences between issue B and issue CNo technical changes Table C-2 Differences between issue C and issue DAbort, and an internal or External Abort GlossarySee also Data Abort, External Abort and Prefetch Abort Base register write-backSee Advanced High-performance Bus See also Advanced High-performance BusThat are divisible by four and two respectively See Advanced Microcontroller Bus ArchitectureActive transfer Active read transactionActive write transaction Completed transferRead issuing capability Read ID widthWrite ID capability Write ID widthSee also Beat See also BurstAccessed in parallel during a cache look-up Accesses are expected to be word-alignedSee also Word-invariant BusSee also Dirty See also Clean See Embedded Trace Macrocell By individual implementations An instruction that is architecturally UndefinedOption chosen does not affect software compatibility Precision and the fraction is all zerosSee also Halt mode Serviced while normal program execution is suspendedSee Cold reset Result of attempting to access invalid instruction memorySee Should Be One Or equal to 1 and is not restricted to being a power of twoSee Should Be Zero See Boundary scan chainIncrement of +2 See Debug test access portDestination precision User trap handler is executedBit for the exception is set Expected behavior for an unaligned accessProcessor-specific. a victim is also known as a cast out A processorCache terminology diagram