Manuals / ARM / Computer Equipment / Computer Hardware

ARM R4F, r1p3 manual Memory addresses for breakpoints and watchpoints

Models: R4F r1p3 R4

1 456

Download 456 pages 40.06 Kb

Page 276

Debug

Table 11-3 Debug memory-mapped registers (continued)

	Offset	Register	Access	Mnemonic	Description
	(hex)	number	Access	Mnemonic	Description
	(hex)	number

	0x080	c32	RW	DTRRX	Data Transfer Register on page 11-18

	0x084	c33	W	ITR	Instruction Transfer Register on page 11-21

	0x088	c34	RW	DSCR	CP14 c1, Debug Status and Control Register on page 11-14

	0x08C	c35	RW	DTRTX	Data Transfer Register on page 11-18

	0x090	c36	W	DRCR	Debug Run Control Register on page 11-22

	0x094-0x0FC	c37-c63	R	-	RAZ

	0x100-0x11C	c64-c71	RW	BVR	Breakpoint Value Registers on page 11-23

	0x120-0x13C	c72-c79	R	-	RAZ

	0x140-0x15C	c80-c87	RW	BCR	Breakpoint Control Registers on page 11-23

	0x160-0x17C	c88-c95	R	-	RAZ

	0x180-0x19C	c96-c103	RW	WVR	Watchpoint Value Registers on page 11-26

	0x1A0-0x1BC	c104-c111	R	-	RAZ

	0x1C0-0x1DC	c112-c119	RW	WCR	Watchpoint Control Registers on page 11-26

	0x1E0-0x1FC	c120-c127	R	-	RAZ

	0x200-0x2FC	c128-c191	R	-	RAZ

	0x300	c192	R	OSLAR	Not implemented in this processor. Reads as zero.

	0x304	c193	R	OSLSR	Operating System Lock Status Register on page 11-28

	0x308	c194	R	OSSRR	Not implemented in this processor. Reads as zero.

	0x30C	c195	R	-	RAZ

	0x310	c196	RW	PRCR	Device Power-down and Reset Control Register on
					page 11-30

	0x314	c197	R	PRSR	Device Power-down and Reset Status Register on page 11-30

	0x318-0x7FC	c198-c511	R	-	RAZ

	0x800-0x8FC	c512-575	R	-	RAZ

	0x900-0xCFC	c576-c831	R	-	RAZ

	0xD00-0xDFC	c832-c895	R	-	Processor ID Registers on page 11-32

	0xE00-0xE7C	c896-c927	R	-	RAZ

	0xE80-0xEFC	c928-c959	-	-	Chapter 13 Integration Test Registers

	0xF00-0xFFC	c960-c1023	-	-	Management registers on page 11-32

11.3.5Memory addresses for breakpoints and watchpoints

The Vector Catch Register (VCR) sets breakpoints on exception vectors as instruction addresses.

ARM DDI 0363E	Copyright © 2009 ARM Limited. All rights reserved.	11-7
ID013010	Non-Confidential, Unrestricted Access

Image 276

ARM R4F, r1p3 manual Memory addresses for breakpoints and watchpoints

Contents

Cortex-R4 and Cortex-R4F Cortex-R4 and Cortex-R4F Technical Reference ManualCopyright 2009 ARM Limited. All rights reserved Cortex-R4 and Cortex-R4F Technical Reference Manual Chapter IntroductionChapter Processor Initialization, Resets, and Clocking Chapter AC Characteristics Appendix B ECC Schemes List of Tables Adfsr and Aifsr bit functions Dirty register format, with ECC 11-12 Example interlocks 14-11 Table A-18 FPU signals Table C-1 List of Figures Cache operations C7 format for Set and Way Vector Catch Register format 11-20 Preface Feedback onUsing this book About this bookProduct revision status Identifies the major revision of the productConventions TypographicalTiming diagrams SignalsFurther reading This section lists publications by ARM and by third partiesARM publications Other publicationsFeedback ARM welcomes feedback on this product and its documentationFeedback on this product Feedback on this bookIntroduction About the processor About the architecture Components of the processor This section describes the main components of the processorDebug on System control coprocessor on Interrupt handling onData Processing Unit Floating Point UnitLoad/store unit Prefetch unitInstruction and data caches Memory Protection UnitTCM interfaces Error correction and detection 5 L2 AXI interfacesAXI master interface AXI slave interfaceDebug System performance monitoringETM interface Real-time debug facilitiesSystem control coprocessor Interrupt handlingVIC port Low interrupt latencyReturn from exception using data from the stack ChangesProcessor has the following interfaces for external access External interfaces of the processorAPB Debug interface ETM interface Test interface APB Debug interfacePower management Run modeStandby mode Shutdown modeConfigurable options Configurable optionsAtcm Btcm VFPFPU includeda MPUConfigurable options at reset Feature Options Register AtcmpcenB0TCMPCEN B1TCMPCENAtcmecen B0TCMECENB1TCMECEN AtcmrmwExecution pipeline stages Names of the pipeline stages and their functions areInstruction decode First stage of data memory access IssExecute stages Write-back of data from the execution pipelinesRedundant core comparison Test features Product documentation, design flow, and architecture DocumentationDesign flow Build configuration Configuration inputsSoftware configuration Architectural informationAdvanced Microcontroller Bus Architecture protocol Product revision information Processor identificationVariant field, Main ID Register Revision field, Main ID RegisterVariant field, Debug ID Register Revision field, Debug ID RegisterProgrammer’s Model Registers onProgram status registers on Exceptions onAbout the programmer’s model Switching state Instruction set statesARM state Thumb stateOperating modes Data types Memory formats Byte-invariantbig-endian format Little-endian formatByte-invariant big-endian format Little-endian formatRegisters Register setRegister mode identifiers Mode Mode identifier General registers and program counter Program status registers N, Z, C, and V bitsQ bit IT bitsJ bit DNM bitsGE bits E bit A bitI and F bits Non-maskable fast interrupts onPSR mode bit values M40 Mode Visible state registers ThumbM bits Modification of PSR bits by MSR instructionsARM DDI 0363E Reset on Interrupts on Aborts on ExceptionsException entry and exit summary Exception entry and exit summaryTaking an exception Leaving an exceptionReset InterruptsInterrupt request Fast interrupt request Program status registers on Non-maskable fast interruptsNon-maskable fast interrupts Interrupt entry flowchart Interrupt controllerInterrupt entry sequence Aborts Prefetch abortsData aborts Precise abortsImprecise aborts Aborts in Strongly Ordered and Device memoryAbort handler Supervisor call instructionUndefined instruction Breakpoint instructionException vectors Acceleration of execution environments Unaligned and mixed-endian data access support Architecture Reference ManualBig-endian instruction support Processor Initialization, Resets, and Clocking Resets onReset modes on Initialization onInitialization Caches on TCM on1 MPU 2 CRSCaches 5 TCMPreloading TCMs DMA into TCM Write to TCM directly from debuggerPreloading TCMs with parity or ECC Using TCMs from reset Resets NRESETPRESETDBGn NSYSPORESETReset modes Power-on resetProcessor reset Normal operationHalt operation Clocking AXI interface clocking Clock gatingAXI interface clocking Clock gatingSystem Control Coprocessor About the system control coprocessor System control coprocessor functional groupsSystem control coprocessor register functions Function Register/operation Reference to descriptionFcse PID System control and configuration Configuration RegionTCM control TCM Status System performance Performance monitoringMPU control and configuration Cache control and configurationTCM control and configuration System performance monitorSystem validation System performance monitor registersARM DDI 0363E System control coprocessor registers Register allocationRAZ Enable Undefined MPU Region Access Read/write Undefined MPU Region Size Read/writeControl Undefined MPU Memory Region Read/write NumberARM DDI 0363E Undefined C3-c11 C12 Performance Monitor Read/write Event Select Read/write Unpredictable Performance MonitorCount Undefined C14 User Enable Read/write Undefined C1-c15 C12 C0-c15 C13RAZ,ignore Writes Context ID Read/write2 c0, Main ID Register 7shows the arrangement of bits in the register3 c0, Cache Type Register Main ID Register bit functionsBits Field Function To access the Cache Type Register, read CP15 with 4 c0, TCM Type RegisterCache Type Register bit functions Bits Field Function TCM Type Register bit functions Bits Field FunctionTo access the TCM Type Register, read CP15 with To access the MPU Type Register, read CP15 with5 c0, MPU Type Register TCM Type Register bit functionsProcessor Feature Registers C0, Processor Feature Register 0, PFR06 c0, Multiprocessor ID Register To access the Processor Feature Register 0 read CP15 with C0, Processor Feature Register 1, PFR1Processor Feature Register 0 bit functions Processor Feature Register 1 bit functionsTo access the Processor Feature Register 1 read CP15 with 8 c0, Debug Feature RegisterDebug Feature Register 0 bit functions 3124 ReservedTo access the Debug Feature Register 0 read CP15 with 9 c0, Auxiliary Feature RegisterMemory Model Feature Registers C0, Memory Model Feature Register 0, MMFR0C0, Memory Model Feature Register 1, MMFR1 10 Memory Model Feature Register 0 bit functions16 Memory Model Feature Register 1 format 11 Memory Model Feature Register 1 bit functionsC0, Memory Model Feature Register 2, MMFR2 WFIDMB C0, Memory Model Feature Register 3, MMFR3 13 Memory Model Feature Register 3 bit functions3112 Reserved Instruction Set Attributes Registers C0, Instruction Set Attributes Register 0, ISAR014 Instruction Set Attributes Register 0 bit functions C0, Instruction Set Attributes Register 1, ISAR1 20 Instruction Set Attributes Register 1 formatC0, Instruction Set Attributes Register 2, ISAR2 ITEIndicates support for if then instructions 16 Instruction Set Attributes Register 2 bit functions PSRIndicates support for PSR instructions C0, Instruction Set Attributes Register 3, ISAR3 17 Instruction Set Attributes Register 3 bit functionsThumb instruction sets C0, Instruction Set Attributes Register 4, ISAR4 23 Instruction Set Attributes Register 4 formatC0, Instruction Set Attributes Registers 12 c0, Current Cache Size Identification Register18 Instruction Set Attributes Register 4 bit functions 4KB 8KB13 c0, Current Cache Level ID Register 3130 Reserved14 c0, Cache Size Selection Register 15 c1, System Control Register23 System Control Register bit functions AFETRE NmfiEnables L1 data cache = data caching disabled. This is the reset value= data caching enabled = strict alignment fault checking enabledAuxiliary Control Registers C1, Auxiliary Control Register24 Auxiliary Control Register bit functions Axiscen AxiscuenDilsm DeolpRsdis DbwrDlfo DnchC15, Secondary Auxiliary Control Register 25 Secondary Auxiliary Control Register bit functions Doofmacs IXCOFC UFC17 c1, Coprocessor Access Register Primary input RMWENRAM1 defines the reset valuePrimary input RMWENRAM0 defines the reset value AtcmeccFault Status and Address Registers C5, Data Fault Status RegisterAll other encodings for these FSR bits are Reserved C5, Instruction Fault Status Register 28 Data Fault Status Register bit functionsTo use the Dfsr read or write CP15 with To access the Ifsr read or write CP15 with C5, Auxiliary Fault Status RegistersThere are two auxiliary fault status registers 29 Instruction Fault Status Register bit functionsC6, Data Fault Address Register 30 Adfsr and Aifsr bit functions= Atcm = BtcmC6, Instruction Fault Address Register 19 c6, MPU memory region programming registersC6, MPU Region Size and Enable Registers C6, MPU Region Base Address RegistersC6, MPU Region Access Control Registers 158 Sub-region disable32 Region Size Register bit functions 33 MPU Region Access Control Register bit functions TEX34 Access data permission bit encoding C6, MPU Memory Region Number RegisterUNP 35 MPU Memory Region Number Register bit functionsCache operations Point of Coherency PoCPoint of Unification PoU Invalidate and clean operations Set and Way format37shows the cache sizes and the resultant bit range for Set Address format36 Functional bits of c7 for Set and Way 37 Widths of the set field for L1 cache sizes Size SetData Synchronization Barrier operation Data Memory Barrier operation21 c9, Btcm Region Register 38 Functional bits of c7 for address format Bits FieldTo access the Btcm Region Register, read or write CP15 with 22 c9, Atcm Region Register39 Btcm Region Register bit functions To access the Atcm Region Register, read or write CP15 with 23 c9, TCM Selection Register24 c11, Slave Port Control Register 40 Atcm Region Register bit functions25 c13, Fcse PID Register 26 c13, Context ID Register312 Reserved RAZ/UNP27 c13, Thread and Process ID Registers C15, nVAL IRQ Enable Set Register Validation RegistersCcnt overflow IRQ request C15, nVAL FIQ Enable Set Register Ccnt overflow FIQ requestC15, nVAL Reset Enable Set Register C15, nVAL Debug Request Enable Set RegisterCcnt overflow reset request C15, nVAL IRQ Enable Clear Register Ccnt overflow debug requestC15, nVAL FIQ Enable Clear Register 48 nVAL IRQ Enable Clear Register formatC15, nVAL Reset Enable Clear Register 303 Reserved UNP or SbzpC15, nVAL Debug Request Enable Clear Register 51 nVAL Debug Request Enable Clear Register formatC15, nVAL Cache Size Override Register 50 nVAL Cache Size Override Register318 Reserved B0000 4kB B0001 8kB B0011 16kB B0111 32kB B1111 64kBCorrectable Fault Location Register 53 Correctable Fault Location Register cache52 Correctable Fault Location Register cache To access the Build Options 1 Register, write CP15 with Build Options RegistersC15, Build Options 1 Register C15, Build Options 2 Register55 Build Options 2 Register NoicacheNodcache AtcmesBtcmes NoieNofpu NompuTo access the Build Options 2 Register, write CP15 with NoharderrorcachDcachees AxibusparityPrefetch Unit About the prefetch unit Branch prediction Disabling program flow predictionConfiguring the branch predictor Branch predictorIncorrect predictions and correction Return stack Events and Performance Monitor Bit position Update Value About the eventsEvent bus interface bit functions EventETMEXTOUT0 ETMEXTOUT1Non-cacheable access on AXI master bus Instruction cache accessBut with different attributes Dual issue case a branch Dual issue case B1, B2, F2 load/store, F2DTCM correctable ECC error reported by load/store unit Yes TCM correctable ECC error reported by prefetch unit YesAbout the PMU Performance monitoring registers Performance monitoring registers are described1 c9, Performance Monitor Control Register 2shows how the bit values correspond with the Pmnc Register2 c9, Count Enable Set Register Pmnc Register bit functionsTo access the Cntens Register, read or write CP15 with 3 c9, Count Enable Clear RegisterCntens Register bit functions Bits Field Function To access the Cntenc Register, read or write CP15 with Cycle counter enable clear4 c9, Overflow Flag Status Register Cntenc Register bit functions Bits Field FunctionTo access the Flag Register, read or write CP15 with 5shows how the bit values correspond with the Flag Register5 c9, Software Increment Register To access the Swincr Register, read or write CP15 with 6 c9, Performance Counter Selection RegisterSwincr Register bit functions Bits Field Function 313 Reserved RAZ on reads, Sbzp on writes Increment Counter7 c9, Cycle Count Register 8 c9, Event Selection RegisterSEL To access the EVTSELx Register, read or write CP15 with EVTSELx Register bit functions10 c9, User Enable Register 9 c9, Performance Monitor Count RegistersUseren Register bit functions 11 c9, Interrupt Enable Set Register Ccnt overflow interrupt enable10 Intens Register bit functions Bits Field Function 12 c9, Interrupt Enable Clear Register Ccnt overflow interrupt enable bit11 Intenc Register bit functions Bits Field Function To access the Intenc Register, read or write CP15 with Event bus interface Use of the event bus and countersMPU faults on MPU software-accessible registers onMemory Protection Unit Default memory map About the MPUTrue Memory regions Region base addressRegion size SubregionsRegion access permissions Region attributesOverlapping regions RegionExample of using regions that overlap Example of using subregionsBackground regions TCM regionsUsing memory types Memory typesARM DDI 0363E Region attributes TEX20, C, and B encodings Description Memory Type Shareable?Cacheable memory policies 1BBOn page 7-2shows the default memory map MPU interaction with memory systemFollowing code is an example of disabling the MPU MPU faults Background fault Permission fault Alignment faultBackground fault Permission faultMPU software-accessible registers On page 4-5shows the CP15 registers that control the MPULevel One Memory System About the L1 memory system L1 memory system block diagram About the error detection and correction schemes Parity Bit ECC onParity Error checking and correction Hard errorsBit ECC Read-Modify-WriteError correction Correct inlineCorrect-and-retry Fault handling FaultsClasses of fault that can occur are MPU faultsExternal faults Cache and TCM parity and ECC errorsTCM external faults Fault status information Debug eventsPrecise and imprecise aborts Abort exceptionsPrecise abort exceptions Imprecise abort exceptionsUsage models Correctable errors Types of aborts Conditions Source Precise FatalAXI ARM DDI 0363E About the TCMs TCM attributes and permissionsAtcm and Btcm configuration TCM internal error detection and correctionHandling TCM parity errors on Handling TCM ECC errors on Handling TCM parity errors Handling TCM ECC errorsTCM arbitration External TCM errors TCM initializationTCM port protocol AXI slave interfaces for TCMs About the caches Store bufferCache maintenance operations Store buffer mergingStore buffer behavior Store buffer drainingCache error detection and correction Error build optionsAddress decoder faults Handling cache parity errorsCache parity error behavior Value Behavior Handling cache ECC errors Cache ECC error behavior Value BehaviorErrors on instruction cache read Errors on data cache readErrors on data cache write Errors on evictionsInvalidate all instruction cache Clean data cache by set/way Cache RAM organization Tag RAMDirty RAM on Data RAM on Tag RAMDirty RAM Data RAMCache sizes and tag RAM organization Tag RAM organization Organization of a dirty RAM lineNonsequential read operation performed with one RAM access Data RAM sizes without parity or ECC implemented 13 Data cache RAM bits, with parity Description Cache interaction with memory system Disabling or enabling all of the cachesFollowing code is an example of enabling caches 15 Data cache data RAM sizes with ECC Cache size Data RAMsDisabling or enabling error checking Disabling or enabling instruction cacheDisabling or enabling data cache MCR p15 R0, c1 Write System Control Register Internal exclusive monitor Memory types and L1 memory system behavior Error detection events TCM error eventsInstruction-cache error events Data-cache error eventsARM DDI 0363E Level Two Interface About the L2 interface AXI master interface 1shows the AXI master interface attributesAttribute Value Comments Identifiers for AXI bus accesses Outstanding write/read access on different IDsOutstanding write accesses with the same ID Write responseEviction buffer Memory attributesArcachem and Awcachem encodings Encoding a Meaning Aruserm and Awuserm encodingsMemory system implications for AXI accesses AXI master interface transfers Strongly Ordered and Device transactions onLinefills on Restrictions on AXI transfers Strongly Ordered and Device transactionsNon-cacheable Ldrb Address20LDR or LDM that transfers one register Ldrh from Strongly Ordered or Device memory Address30LDM that transfers five registers LDM5, Strongly Ordered or Device memory Address40Strb to Strongly Ordered or Device memory Address40 Strh to Strongly Ordered or Device memory Address20STR or STM of one register STM of seven registersFirst Wstrbm Linefills Cache line write-back evictionNon-cacheable reads 14 Ldrh from Non-cacheable Normal memory Address20 15 LDR or LDM1 from Non-cacheable Normal memory Address20Non-cacheable or write-through writes AXI transaction splitting Normal write merging 20 AXI transaction splitting, data in two cache linesExample 9-1 Write merging ARM DDI 0363E AXI slave interface AXI slave interface for cache RAMsTCM parity and ECC support Cache parity and ECC supportAXI slave control AXI slave characteristics 25 AXI slave interface attributesEnabling or disabling AXI slave accesses Accessing RAMs using the AXI slave interface TCM RAM access on Cache RAM access on26 RAM region decode AxUSERS bit One-hot RAM select TCM RAM access ARADDRSMSB, see Table27 TCM chip-select decode Btcm ports RAM selectedCache RAM access Memory map when accessing the cache RAMsThis section contains the following Data RAM access 0010 Bank 0100 100031 Cache data RAM bank/address decode Inputs ARADDRS1815 0001 Bank 0010 0100 100034 Data format, instruction cache, with ECC 35 Data format, data cache, with ECC Data bit DescriptionTag RAM access ARM DDI 0363E Dirty RAM access 43 Dirty register format, with ECC Data bit DescriptionOther examples of accessing cache RAMs ARADDRS1815 = 4b1111Power Control About power control on Power management onAbout power control Run mode Standby modeDormant mode Shutdown modeCommunication to the Power Management Controller Debug Debug state on Cache debug onDebug systems Debug host Protocol converter Debug targetDebug host Protocol converterAbout the debug unit Halting debug-mode debuggingMonitor debug-mode debugging Programming the debug unitAll other state information associated with the debug unit 11.3.2 CP14 access permissions Debug register interfaceCoprocessor registers Coprocessor registers summaryOffset Register Access Mnemonic Description Hex Number Memory-mapped registersInstruction Mnemonic Description Debug memory-mapped registersMemory addresses for breakpoints and watchpoints Power domains Effects of resets on debug registersAPB port access permissions Privilege of memory access permissionExternal debug interface access permissions Registers LockOther Debug registers Other registersAccessing debug registers Debug register descriptions6shows the CP14 debug register map 11.4.2 CP14 c0, Debug ID RegisterDebug ID Register functions WRPBRP To use the Debug ID Register, read CP14 c0 with 11.4.3 CP14 c0, Debug ROM Address RegisterTo use the Debug ROM Address Register, read CP14 c0 with 11.4.4 CP14 c0, Debug Self Address Offset RegisterDebug Self Address Offset Register format Debug Self Address Offset Register functions11.4.5 CP14 c1, Debug Status and Control Register 10 Debug Status and Control Register functionsFlag is set to 1 on entry to debug state Execute ARM instruction enable bit = disabled, this is the reset valueARM DTR access mode MOEData Transfer Register Watchpoint Fault Address Register 12 Watchpoint Fault Address Register functionsVector Catch Register Reserved RAZSVC Bits Field Reset Description Value Debug State Cache Control RegisterInstruction Transfer Register 14 Debug State Cache Control Register functionsDebug Run Control Register 15 Debug Run Control Register functions315 Reserved Breakpoint Value Registers Breakpoint Control Registers17 Breakpoint Control Registers functions +0 is accessed Corresponding instruction address breakpoint18 Meaning of BVR bits BVR2220 MeaningWatchpoint Value Registers Watchpoint Control Registers19 Watchpoint Value Registers functions Bits Description 11 Watchpoint Control Registers format 20 Watchpoint Control Registers functionsAccessed Operating System Lock Status RegisterAuthentication Status Register 21 OS Lock Status Register functionsDevice Power-down and Reset Control Register Device Power-down and Reset Status Register= Dbgnopwrdwn is LOW. This is the reset value 23 Prcr functions15 Prsr format 24 Prsr functionsManagement registers Processor ID RegistersClaim Registers Claim Tag Set Register27 Claim Tag Set Register functions Bits Field Function Lock Access Register 318 Reserved RAZ or Sbzp Claim tag clear Reset value isClaim Tag Clear Register Lock Status RegisterDevice Type Register Debug Identification Registers30 Device Type Register functions 32 Fields in the Peripheral Identification Registers Field Size Description33 Peripheral ID Register 0 functions Bits Value Description34 Peripheral ID Register 1 functions 35 Peripheral ID Register 2 functions36 Peripheral ID Register 3 functions 37 Peripheral ID Register 4 functions1020 Component Identification Register1021 1022Debug events Software debug eventHalting debug event Behavior of the processor on debug eventsDebug event priority Watchpoint debug eventsDebug exception 40shows the values in the link register after exceptions Following sections describeEffect of debug exceptions on CP15 registers and Wfar Four CP15 registers that record abort information areAvoiding unrecoverable states Debug state Privilege onEntering debug state 41 Read PC value after debug state entryBehavior of the PC and Cpsr in debug state 41 Read PC value after debug state entry Debug eventAccessing registers and memory Executing instructions in debug stateWriting to the Cpsr in debug state PrivilegeCoprocessor instructions Effect of debug state on non-invasive debugEffects of debug events on processor registers Exceptions in debug statePrecise Data abort Imprecise Data AbortImprecise Data Aborts on entry and exit from debug state Leaving debug stateSets the DSCR1 core restarted flag to Cache debug This section describes cache debug. It consistsCache pollution in debug state Cache coherency in debug stateAPB signals Miscellaneous debug signalsThis section describes the miscellaneous debug signals External debug interfaceAuthentication signals Changing the authentication signals42 Authentication signal restrictions Dbgen a Non-invasive debug permittedIssue an Instruction Synchronization Barrier ISB instruction Using the debug functionality Example 11-1 Executing an ARM instruction through the ITRRules for accessing the DCC Debug communications channelSoftware access to the DCC Debugger access to the DCCExample 11-5shows the code for host-to-target data transfer Example 11-4 Target to host data transfer host endProgramming breakpoints and watchpoints This section describes the following operationsProgramming simple breakpoints and the byte address select Example 11-6 Polling the DCC host endSetting a simple aligned watchpoint Example 11-7 Setting a simple breakpointSetting a simple unaligned watchpoint Example 11-8 Setting a simple aligned watchpointExample 11-9 Setting a simple unaligned watchpoint 45shows some examplesSingle-stepping Not requiredDebug state entry Example 11-10 Single-stepping off an instructionExample 11-11 Entering debug state Debug state exit Example 11-12 Leaving debug stateAccessing registers and memory in debug state This section describes the followingReading and writing registers through the DCC Example 11-13 Reading an ARM registerReading the PC in debug state Example 11-15shows the code to read the PCReading the Cpsr in debug state Example 11-16shows the code for reading the CpsrExample 11-19 Checking for an abort after memory access Reading memoryExample 11-18shows the code for reading a byte of memory Example 11-17 Writing the CpsrExample 11-20 Reading a block of bytes of memory Example 11-21 Reading a word of memoryExample 11-22 Changing the DTR access mode Example 11-23 Reading registers in stall modeExample 11-24 Writing registers in stall mode Fast register read/writeFast memory read/write Example 11-25 Reading a block of words of memoryAccessing coprocessor registers Example 11-27 Reading a coprocessor register11-70 Emulating power down Debugging systems with energy management capabilities11-72 FPU Programmer’s Model About the FPU programmer’s model FPU functionalityAbout the VFPv3-D16 architecture General-purpose registers FPU views of the register bankSystem registers VFPv3 architecture describes the following system registers1shows the VFP system registers in the Cortex-R4F FPU All hardware ID information is privileged access only Fpsid is privileged access onlyMvfr registers are privileged access only This is a change in VFPv3 compared to VFPv2Floating-Point Status and Control Register, Fpscr Fpscr Register bit functionsDNM RmodeFloating-Point Exception Register, Fpexc LENIDE RAZ DNM IXE RAZ UFE OFE DZE IOE IDCMedia and VFP Feature Registers, MVFR0 and MVFR1 Floating-Point Exception Register bit functionsDEX MVFR0 Register bit functionsMVFR1 Register bit functions Full denormal arithmetic supported for VFPFull-compliance mode Flush-to-zero mode Default NaN mode Full-compliance modeFlush-to-zero mode Default NaN modeCompliance with the Ieee 754 standard Complete implementation of the Ieee 754 standardIeee 754 standard implementation choices NaN handlingComparisons UnderflowQNaN and SNaN handling CDPExceptions Integration Test Registers About Integration Test Registers Software access using APB Programming and reading Integration Test RegistersRegister Itctrl ItetmifItmiscout ItmiscinProcessor integration testing 13121110 Using the Integration Test Registers Performing integration testingItetmif Register ETM interface Itetmif Register bit assignments Bits Name FunctionItmiscout Register Miscellaneous Outputs Itmiscin Register Miscellaneous InputsItmiscout Register bit assignments Bits Name Function Integration Mode Control Register Itctrl Bits Name FunctionDbgrestart EtmextoutBits Access Reset value Name Function 7shows the fields of the Itctrl RegisterRAZ/SBZP IntmodeCycle Timings and Interlock Behavior Multiplies on Divide on Branches onDual issue on About cycle timings and interlock behavior Instruction execution overviewFollowing sequence where R1 is a Late Reg takes two cycles Flag-setting instructionsConditional instructions Definition of termsAssembler language syntax Register interlock examples Instruction Behavior SequenceTakes two cycles because there are no register dependencies Takes three cycles because of the result latency of R1Data processing instructions Cycle counts if destination is not PCCycle counts if destination is the PC Example interlocks ShifterRegister controlled shifts QADD, QDADD, QSUB, and Qdsub instructions Media data-processing SELSum of Absolute Differences SAD Instruction sequence BehaviorResult of the USAD8 instruction USAD8 instructionMultiplies Umlals14-13 Divide Branches 10 Branch instruction cycle timing behaviorExample instruction Cycles Memory Comments Mode changing Processor state updating instructionsAll MRS instructions All MSR instructions to the SpsrSingle load and store instructions 13shows the cycle timing behavior for loads to the PCBase register update 13 Cycle timing behavior for loads to the PCExample instruction Cycles Memory Result Comments Latency 14-19 Register offset, then 3-issue cycles Load and Store Double instructionsLoad and Store Multiple instructions Write-backLoad Multiples, where the PC is in the register list Correct condition prediction and correctReturn stack prediction Correct condition prediction and incorrect14-23 RFE and SRS instructions Synchronization instructions ClrexCoprocessor instructions Some instructions such as cache operations take more cyclesSVC formerly SWI Prefetch Abort Undefined InstructionMiscellaneous instructions Floating-point register transfer instructions Blocking and serializingSerializing Floating-point load/store instructions Bit aligned addressNot aligned 2,22,3 4,5Floating-point single-precision data processing instructions Floating-point double-precision data processing instructions Dual issue Dual issue rules Permitted combinations onDual issue rules Dual issue First instruction Second instruction Case Permitted combinations28 Permitted instruction combinations Case F2stb Any single-precision CDPi, excludingMultiply-accumulate instructionso Case F2DbAC Characteristics Processor timing on Processor timing parameters onProcessor timing Processor timing parameters Input port timing parametersClock uncertainty 10% Clock uncertainty 50%3shows the timing parameters for the interrupt input ports 4shows the input timing parameters for the AXI master portClock uncertainty 60% 5shows the input timing parameters for the AXI slave port Rreadys6shows the input timing parameters for the debug input ports 7shows the input timing parameters for the ETM input ports8shows the timing parameters for the test input ports Clock uncertainty 65%Clock uncertainty 40% Output ports timing parameters 11shows the timing parameters for the interrupt output ports13shows the timing parameters for the AXI slave output ports Write response channel Clock uncertainty 60%BRESPS10 16shows the timing parameters for the test output ports Clock uncertainty 45%18shows the timing parameters for the FPU output signals Fpidc15-13 Processor Signal Descriptions FPU signals on page A-23About the processor signal descriptions AnyFrom any clock Global signals Table A-1 Global signalsSignal Direction Clocking Description Configuration signals Table A-2shows the processor configuration signalsTable A-2 Configuration signals InformationTie LOW for even parity Tie High for odd parityRMWENRAM10b Interrupt signals, including VIC interface signals L2 interface signals Table A-4 AXI master port signals for the L2 interfaceAXI master port Identification tag for the write data group of signals Identification tag for the write response signalIdentification tag for the read address group of signals Protection signals provide addition information about a busAXI master port error detection signals Table A-5 AXI master port error detection signalsTable A-6 AXI slave port signals for the L2 interface AXI slave portProtection information, privileged/normal access. AWPROT0 AXI specificationProtection information, privileged/normal access. ARPROT0 One to 16. a four bit binary value minus one determinesAXI slave port error detection signals ATCM, one hot. AWUSERS30 signal is not partStandard AXI specification Table A-7 AXI slave port error detection signalsTCM interface signals Table A-8shows the Atcm port signalsTable A-9shows the B0TCM port signals Table A-10shows the B1TCM port signals Table A-10 B1TCM port signals= DMA B1TCM RAM access is sequential Address for B1TCM data RAMWrite data for B1TCM data RAM Write parity or ECC code for B1TCMDual core interface signals Table A-11shows the dual redundant core interface signalsTable A-11 Dual core interface signals Debug interface signals Table A-13shows the debug miscellaneous signalsTable A-12 Debug interface signals Table A-13 Debug miscellaneous signals Input Tie-off Debug ROM physical address validInput Tie-off Debug self-address offset Input Tie-off Debug self-address offset validETM interface signals Table A-14shows the ETM interface signalsTable A-14 ETM interface signals Test signals Table A-15shows the test signalsTable A-15 Test signals Mbist signals Table A-16shows the Mbist signalsValidation signals Table A-17shows the validation signalsFPU signals Table A-18 FPU signalsECC Schemes ECC scheme selection guidelines on page B-2ECC scheme selection guidelines NCPUHALT removed from timing diagram Added sections RevisionsClarified byte-invariant big-endian format Clarified little-endian formatTable C-1 Differences between issue B and issue C Change LocationTable C-2 Differences between issue C and issue D No technical changesGlossary Abort, and an internal or External AbortSee also Data Abort, External Abort and Prefetch Abort Base register write-backSee also Advanced High-performance Bus See Advanced High-performance BusThat are divisible by four and two respectively See Advanced Microcontroller Bus ArchitectureActive read transaction Active transferActive write transaction Completed transferRead ID width Read issuing capabilityWrite ID capability Write ID widthSee also Burst See also BeatAccesses are expected to be word-aligned Accessed in parallel during a cache look-upSee also Word-invariant BusSee also Dirty See also Clean See Embedded Trace Macrocell An instruction that is architecturally Undefined By individual implementationsOption chosen does not affect software compatibility Precision and the fraction is all zerosServiced while normal program execution is suspended See also Halt modeSee Cold reset Result of attempting to access invalid instruction memoryOr equal to 1 and is not restricted to being a power of two See Should Be OneSee Should Be Zero See Boundary scan chainSee Debug test access port Increment of +2Destination precision User trap handler is executedExpected behavior for an unaligned access Bit for the exception is setProcessor-specific. a victim is also known as a cast out A processorCache terminology diagram