Detailed Product Description, Definitions | Samsung KFKAGH6Q4M

Flex-MuxOneNAND4G(KFM4GH6Q4M-DEBx)
Flex-MuxOneNAND8G(KFN8GH6Q4M-DEBx)
Flex-MuxOneNAND16G(KFKAGH6Q4M-DEBx)	FLASH MEMORY

2.0DEVICE DESCRIPTION

2.1Detailed Product Description

The Flex-MuxOneNAND is an advanced generation, high-performance MLC NAND-based Flash memory(Which can be programmed as both SLC and MLC).

It integrates on-chip a convertible(SLC and MLC) NAND Flash Array memory with two independent data buffers, boot RAM buffer, a page buffer for the Flash array, and a one-time-programmable block.

The combination of these memory areas enable high-speed pipelining of reads from host, BufferRAM, Page Buffer, and NAND Flash Array.

Clock speeds up to 66MHz / 83MHz with a x16 wide I/O yields a 83MByte/second in SLC and 71MByte/second in MLC read bandwidth

The Flex-MuxOneNAND also includes a Boot RAM and boot loader. This enables the device to efficiently load boot code at device startup from the NAND Array without the need for off-chip boot device.

One block of the NAND Array is set aside as an OTP memory area, and 1st Block (Block 0) can be used as OTP area. This area, available to the user, can be configured and locked with secured user information.

On-chip controller interfaces enable the device to operate in systems without NAND Host controllers.

2.2 Definitions

	B (capital letter)	Byte, 8bits

	W (capital letter)	Word, 16bits

	b (lower-case letter)	Bit

	ECC	Error Correction Code

	Calculated ECC	ECC that has been calculated during a load or program access

	Written ECC	ECC that has been stored as data in the NAND Flash array or in the BufferRAM

	BufferRAM	On-chip internal buffer consisting of BootRAM and DataRAM

	BootRAM	A 1KB portion of the BufferRAM reserved for Boot Code buffering

	DataRAM	A 4KB portion of the BufferRAM reserved for Data buffering (2KB x2)

	Sector	Part of a Page of which 512B is the main data area and 16B is the spare data area.

	Data unit	Possible data unit to be read from memory to BufferRAM or to be programmed to memory.
	Data unit	- 4224B of which 4096 is in main area and 128B in spare area


	DDP	Dual Die Package

	QDP	Quad Die Package

	OTP	One Time Programmable

- 7 -

Image 7

Samsung KFKAGH6Q4M, KFN8GH6Q4M, KFM4GH6Q4M warranty Detailed Product Description, Definitions

Contents

KFM4GH6Q4M KFN8GH6Q4M KFKAGH6Q4M Corrected errata Initial issueRevision No History Draft Date Remark Oct Ordering Information General Overview System Hardware Product FeaturesDevice Architecture Device Performance Definitions Detailed Product Description 1 4Gb KFM4GH6Q4M / 8Gb KFN8GH6Q4M Pin Configuration63ball, 10mm x 13mm x max 1.0mmt , 0.8mm ball pitch FBGA4Gb TOP VIEW, Balls Facing Down 63ball Fbga OneNAND Chip 2 16Gb Product KFKAGH6Q4M TBD Interrupt Pin DescriptionMultiplexed Address/Data bus Register read cycles OTP Block DiagramMemory Array Organization Internal Nand Array Memory Organization BlockMLC SectorBlockSLC Internal Nand Array Memory BootRAM 1KB DataRAM0 2KB DataRAM1 2KBBoot code Nand Array OTP Block External BufferRAM Memory 256KB Memory MapBlock Block Address Size 0000h Block Block Address Block161 Block128Block160 Block129 Block240 00F0h Block238 00EEh Block290 0122h Block259 Block256Block288 0120h Block257 Block289 0121h Block258 Block354 0162h Block323 Block320Block352 0160h Block321 Block353 0161h Block322 Block417 Block384Block416 Block385 Block496 01F0h Block494 01EEh Block546 0222h Block515 Block512Block544 0220h Block513 Block545 0221h Block514 Block610 0262h Block579 Block576Block608 0260h Block577 Block609 0261h Block578 Block673 Block640Block672 Block641 Block752 02F0h Block750 02EEh Block802 0322h Block771 Block768Block800 0320h Block769 Block801 0321h Block770 Block866 0362h Block835 Block832Block864 0360h Block833 Block865 0361h Block834 Block929 Block896Block928 Block897 Block1008 03F0h Block1006 03EEh Byte Internal Memory Spare Area AssignmentArea 256W Division Address Size Usage Description External Memory BufferRAM Address Map DataRAMMain area BootRAMMain areaBootRAMSpare area External Memory Map Detail Information Buf Word Byte External Memory Spare Area Assignment 10074h 803Bh 10076h 803Ch 10078h 803Dh 10054h 802Bh 10056h 802Ch 10058h 802Dh4bit ECC parity values 8046h 1008Ch 8047h 1008Eh 10094h 804Bh 10096h 804Ch 10098h 804Dh DataS10090h BIBad block Information 10092h Managed by internal ECC logic Register Address Map RegistersAddress Name Host Description Device Identification Device ID DefaultManufacturer ID Register F000h R Device ID Register F001h R Data Buffer Size Register F003h R Version ID Register F002hThis register is reserved for future use Amount of Buffers Register F005h R Boot Buffer Size Register F004h RTechnology Register F006h R Start Address2 Register F101h R/W Start Address1 Register F100h R/W11~15 Start Address3~7 Register F102h~F106h Start Buffer Register F200h R/W Start Address8 Register F107h R/W Sector allocation according to BSCCASE3 FSA=10 BSC = Sector allocation according to BSCCASE1 FSA=00 BSC =BSC =111 Sector allocation according to BSCCASE2 FSA=01 BSC = Operation Command Register F220h R/WAcceptable CMD Write command into INT will automatically Two Methods to Clear Interrupt Register in Command InputInterrupt Register Brwl System Configuration 1 Register F221h R, R/W RDY Polarity RDYpol Information7 Burst Length BLBurst LengthMain Burst LengthSpare Burst Length BL Information119 Iobe Bwps Write Mode WMWrite Mode Information1 Definition Description MRSMode Register Setting Description Otpl Otpbl System Configuration 2 Register F222hController Status Register F240h R PIL Otpl INT Interrupt Status Register F241h R/WRsti RI Interrupt Status Conditions WI Interrupt Status Conditions Default State ValidEI Interrupt Status Conditions Default State Valid Read Interrupt RI SBA Start Block Address Register F24Ch R/WStart Block Address Register F24Dh R/W Nand Flash Write Protection Status Register F24Eh R ECC Status Register 1 FF00h R ECC Status Register 2 FF01h R FF01h, default = 0000hECC Status Register 3 FF02h R FF02h, default = 0000h ECC Status Register 4 FF03h R FF03h, default = 0000h Reset Flex-MuxOneNAND Add BP1 Data 00F0h Command Based OperationAdd Data 00E0h 0000h3 Read Identification Data XXXXh4 0090h Identification Data Description Address Data Out Reset Flex-MuxOneNAND CommandLoad Data Into Buffer Command Read Identification Data Command Operation ADQ0~15 Device Bus OperationCLK AVD BP-F0h Reset Mode Operation Nand Flash Core Reset Mode Operation Cold Reset Mode OperationWarm Reset Mode Operation Hot Reset Mode Operation Nand Array Write Protection States BootRAM Write Protection OperationWrite Protection Operation Nand Flash Array Write Protection Operation Unlocked Nand Array Write Protection State Unlocked Unlock Command SequenceUnlocked All Block Unlock Command Sequence Locked Lock Command Sequence Locked-tight Nand Array Write Protection State Nand Flash Array Write Protection State DiagramLocked-tight Lock-Tight Command Sequence Start block address+Lock-tight block command 002Ch DQ10=0? Samsung strongly recommends to follow the above flow chartLock/Unlock/Lock-TightError completed DBS, DFS is for DDP All Block Unlock Completed Load Operation Data Protection During Power Down Operation Superload Operation LSB Page Recovery Read Synchronous Read Mode Operation RM=1, WM=X Asynchronous Read Mode Operation RM=0, WM=0Read Operation 2.2 4-, 8-, 16-, 32-Word Linear Burst Read Operation Continuous Linear Burst Read OperationReserved area is not available on Synchronous read Programmable Burst Read Latency Operation Output Disable Mode OperationHandshaking Operation Synchronous WriteRM=1, WM=1 See Timing Diagram 6.6, 6.7 MLC Block Program OperationAddressing for program operation Data register Paired Page Address Paired Page Address Information Flash Memory Block including the page in error and copy If program operation results in an error, map outDBS, DFS is for DDP Target data to another block Interrupt register must not be written Program Interleave can work in Auto INTDBS, DFS is for DDP Sector0 Sector7 Cache Program Operation Add F101h DQ=DBS Add DataRAM DQ=Data4KB Cache Program Operation Flow DiagramProgram Error Last PGM? Interleave Cache Program Operation If program operation Results in an errorBlock Write ‘DFS , FBA’ o f Fla sh Copy back completed Copy back ErrorCopy-Back Program Operation with Random Data Input Add F241h DQ=0000h DQ=Data Erase Operation Erase ErrorBlock Erase Operation Add F101h DQ=DBS Add F241h DQ=5=EI Erase Interleave1 @DDP Flow ChartINT=1Ready Erase Error Add F100h DQ=DFS*, FBA Add F101h DQ=DBS Erase Suspend During a Block Erase Operation Erase Suspend / Erase Resume OperationErase Resume Partition Information PI Block SLC Only PI Block Boundary Information setting steps PI Block Boundary Information settingPI Block Boundary Information setting Flow Chart PI Block Access mode entry Flow Chart PI Block Access mode entry PI Block Erase PI Block Erase Operation Flow Chart In PI Block Access ModeErasing the PI Area Locking the PI PI Block Program OperationMemory location in the PI area can be program Programming the PI Area Update the PI Area PI UpdateAdd F241h DQ15=INT PI updated PI Block Load Operation OTP Operation SLC only 1st Block OTP Area Structure OTP Block Area Structure OTP Exit OTP Block Load Operation Programming the OTP Area OTP Block Program Operation OTPL=0? YES OTP Block Program Operation Flow ChartDo Cold/Warm/Hot Nand Flash Core reset OTP Exit Add DP DQ=Data-in Locking the OTP OTP Block Lock OperationOTP Lock Operation Steps Automatically Updated Add F241h DQ15=INT Do Cold resetAdd F241h DQ15=INT Write Data into DataRAM3 Add 1st Word Locking the 1st Block OTP 13.4 1st Block OTP Lock Operation1st Block OTP Lock Operation Steps 100 Locking the OTP and 1st Block OTP OTP and 1st Block OTP Lock OperationOTP and 1st Block OTP simultaneous Lock Operation Steps 102 Progress Data Loading Don’t Care 14 DQ6 Toggle BitStatus DQ15~DQ7 DQ6 DQ5~DQ0 ECC Bypass Operation ECC Operation Invalid Block Identification Table Operation Invalid Block Operation Invalid Block Table Creation Flow Chart Start Invalid Block Replacement Operation 1st Block B 1th Nth 107 Block Replacement Operation SequenceBlock a 1st 1th Nth Operating Conditions Absolute Maximum RatingsKFM4GH6Q4M Parameter DC CharacteristicsTest Conditions DDP QDP Valid Block CharacteristicsAC Test Conditions Device Capacitance Max Min AC Characteristics for Synchronous Burst ReadSee Timing Diagrams 6.1 Parameter 66MHz 83MHz Unit Min Max AC Characteristics for Asynchronous ReadKFN8GH6Q4M KFKAGH6Q4MTBD AC Characteristics for Burst Write Operation AC Characteristics for Asynchronous WriteSee Timing Diagrams Parameter Symbol Min Max Unit 114 AC Characteristics for Load/Program/Erase PerformanceAC Characteristics for INT Auto Mode 200 RDY 8-Word Linear Burst Read Mode with Wrap AroundContinuous Linear Burst Read Mode with Wrap Around CLK Asynchronous Read VA Transition After AVD Low See AC Characteristics Table DQ0 DQ15Asynchronous Read VA Transition Before Low Hi-Z Asynchronous WriteADQ15-ADQ0 Valid WD 118 8-Word Linear Burst Write ModeBurst Write Operation followed by Burst Read ≈D7 119 Start Initial Burst Write Operation Completed Da+n See AC Characteristics .7 and TableLoad Command Sequence last two cycles Read Data Load Operation Timing Superload Operation Timing Program Operation Timing Program Command Sequence last two cycles122 Ongoing Status Timing Ongoing Status INT bit Interleave Cache Program OperationADQ0~ ADQ15 Block Erase Operation Timing Erase Command Sequence125 Cold Reset Timing CE, OE Warm Reset Timing127 Flex-MuxOneNAND Hot Reset TimingADQi ADQi Nand Flash Core Reset TimingData Protection Timing During Power Down Flex-MuxOneNAND Operation or Idle Nand Flash Core reset RDY Status RD Hi-Z130 Write command into Command Register INT will automatically INT auto mode131 132 Methods of Determining Interrupt StatusINT Type Mono INT Type DDP General Operation DQ type Asynchronous Mode Using the INT Pin Synchronous Mode Using the INT PinINT Pin to a Host General Purpose I/O 134 Polling the Interrupt Register Status Bit Determining Rp Value DDP, QDP Only INT pol = ‘High’ DefaultRpohm Vss KFN8GH6Q4M @ Vcc = 1.8V, Ta = 25C , CL = 30pF INT pol = ‘Low’Vcc or Vccq Ready Boot Loaders in Flex-MuxOneNAND Description Boot SequenceBoot Loaders in Flex-MuxOneNAND Boot Sequence NBL2 NBL3BL2 BL1 Data Register Partition of Flex-MuxOneNANDMLC Partition +1 ~ n-1 Blocks Last Block Address First Block Address DDPDual Die Package DDP and QDP DescriptionQDPQuad Die Package 8G product KFN8GH6Q4M 4G product KFM4GH6Q4M141 142 16G product KFKAGH6Q4M