Manuals / Samsung / Computer Equipment / Computer Drive

Samsung KFKAGH6Q4M, KFN8GH6Q4M, KFM4GH6Q4M warranty INT pol = ‘Low’, Vcc or Vccq, Ready, 136

Models: KFN8GH6Q4M KFM4GH6Q4M KFKAGH6Q4M

1 142

Page 136

Flex-MuxOneNAND4G(KFM4GH6Q4M-DEBx)
Flex-MuxOneNAND8G(KFN8GH6Q4M-DEBx)
Flex-MuxOneNAND16G(KFKAGH6Q4M-DEBx)	FLASH MEMORY

Vcc or Vccq

INT

~50k ohm

INT pol = ‘Low’

Rp	Ready	tr				tf
	Ready
					Vcc
					Vcc
			VOH	Busy State
			VOH	Busy State

Vss

	KFN8GH6Q4M @ Vcc = 1.8V, Ta = 25°C , CL = 30pF
									4.129
	1.76						3.012	ª	[mA]
Ibusy	1.76					2.655
		ª	0.18			2.655

tr,tf					2.218				Ibusy
				0.09	2.218
				0.09
					0.06
			0.959	1.669	0.06
			0.959			0.045
0.111
		ª
							0.036
tf[us]							0.036
tr[ns] 7.53		ª	6.73	6.71	6.74	6.81	6.92	ª ª	0.000
	1K		10K	20K	30K	40K	50K		Open(100K)
					Rp(ohm)

- 136 -

Page 136

Image 136

Samsung KFKAGH6Q4M, KFM4GH6Q4M INT pol = ‘Low’, Vcc or Vccq, Ready, Vss KFN8GH6Q4M @ Vcc = 1.8V, Ta = 25C , CL = 30pF, 136

Contents

KFM4GH6Q4M KFN8GH6Q4M KFKAGH6Q4M Initial issue Revision No History Draft DateRemark Corrected errataOct Ordering Information General Overview Product Features Device ArchitectureDevice Performance System HardwareDetailed Product Description Definitions1 4Gb KFM4GH6Q4M / 8Gb KFN8GH6Q4M Pin Configuration63ball, 10mm x 13mm x max 1.0mmt , 0.8mm ball pitch FBGA4Gb 2 16Gb Product KFKAGH6Q4M TBD TOP VIEW, Balls Facing Down 63ball Fbga OneNAND ChipPin Description Multiplexed Address/Data busRegister read cycles InterruptBlock Diagram Memory Array OrganizationInternal Nand Array Memory Organization OTPBlockMLC SectorBlockSLC BootRAM 1KB DataRAM0 2KB DataRAM1 2KB Boot code Nand Array OTP BlockExternal BufferRAM Memory Internal Nand Array MemoryMemory Map Block Block Address Size0000h 256KBBlock Block Address Block128 Block160Block129 Block161Block238 00EEh Block240 00F0hBlock256 Block288 0120h Block257Block289 0121h Block258 Block290 0122h Block259Block320 Block352 0160h Block321Block353 0161h Block322 Block354 0162h Block323Block384 Block416Block385 Block417Block494 01EEh Block496 01F0hBlock512 Block544 0220h Block513Block545 0221h Block514 Block546 0222h Block515Block576 Block608 0260h Block577Block609 0261h Block578 Block610 0262h Block579Block640 Block672Block641 Block673Block750 02EEh Block752 02F0hBlock768 Block800 0320h Block769Block801 0321h Block770 Block802 0322h Block771Block832 Block864 0360h Block833Block865 0361h Block834 Block866 0362h Block835Block896 Block928Block897 Block929Block1006 03EEh Block1008 03F0hInternal Memory Spare Area Assignment Area256W ByteExternal Memory BufferRAM Address Map Division Address Size Usage DescriptionBootRAMMain area BootRAMSpare areaExternal Memory Map Detail Information DataRAMMain areaExternal Memory Spare Area Assignment Buf Word Byte10074h 803Bh 10076h 803Ch 10078h 803Dh 10054h 802Bh 10056h 802Ch 10058h 802Dh4bit ECC parity values 8046h 1008Ch 8047h 1008Eh DataS 10090h BIBad block Information10092h Managed by internal ECC logic 10094h 804Bh 10096h 804Ch 10098h 804DhRegister Address Map RegistersAddress Name Host Description Device ID Default Manufacturer ID Register F000h RDevice ID Register F001h R Device IdentificationData Buffer Size Register F003h R Version ID Register F002hThis register is reserved for future use Amount of Buffers Register F005h R Boot Buffer Size Register F004h RTechnology Register F006h R Start Address2 Register F101h R/W Start Address1 Register F100h R/W11~15 Start Address3~7 Register F102h~F106h Start Address8 Register F107h R/W Start Buffer Register F200h R/WSector allocation according to BSCCASE1 FSA=00 BSC = BSC =111Sector allocation according to BSCCASE2 FSA=01 BSC = Sector allocation according to BSCCASE3 FSA=10 BSC =Command Register F220h R/W AcceptableCMD OperationWrite command into INT will automatically Two Methods to Clear Interrupt Register in Command InputInterrupt Register System Configuration 1 Register F221h R, R/W BrwlBurst Length BL Burst LengthMain Burst LengthSpareBurst Length BL Information119 RDY Polarity RDYpol Information7Iobe Write Mode WM Write Mode Information1 Definition DescriptionMRSMode Register Setting Description BwpsSystem Configuration 2 Register F222h Controller Status Register F240h RPIL Otpl OtpblOtpl INT Interrupt Status Register F241h R/WRsti WI Interrupt Status Conditions Default State Valid EI Interrupt Status Conditions Default State ValidRead Interrupt RI RI Interrupt Status ConditionsStart Block Address Register F24Ch R/W Start Block Address Register F24Dh R/WNand Flash Write Protection Status Register F24Eh R SBAECC Status Register 2 FF01h R FF01h, default = 0000h ECC Status Register 3 FF02h R FF02h, default = 0000hECC Status Register 4 FF03h R FF03h, default = 0000h ECC Status Register 1 FF00h RReset Flex-MuxOneNAND Add BP1 Data 00F0h Command Based OperationAdd Data 00E0h 0000h3 Read Identification Data XXXXh4 0090h Reset Flex-MuxOneNAND Command Load Data Into Buffer CommandRead Identification Data Command Identification Data Description Address Data OutOperation ADQ0~15 Device Bus OperationCLK AVD Reset Mode Operation BP-F0hCold Reset Mode Operation Warm Reset Mode OperationHot Reset Mode Operation Nand Flash Core Reset Mode OperationBootRAM Write Protection Operation Write Protection OperationNand Flash Array Write Protection Operation Nand Array Write Protection StatesUnlocked Unlock Command Sequence Unlocked All Block Unlock Command SequenceLocked Lock Command Sequence Unlocked Nand Array Write Protection StateNand Flash Array Write Protection State Diagram Locked-tight Lock-Tight Command SequenceStart block address+Lock-tight block command 002Ch Locked-tight Nand Array Write Protection StateSamsung strongly recommends to follow the above flow chart Lock/Unlock/Lock-TightError completedDBS, DFS is for DDP DQ10=0?All Block Unlock Completed Data Protection During Power Down Operation Load OperationSuperload Operation LSB Page Recovery Read Synchronous Read Mode Operation RM=1, WM=X Asynchronous Read Mode Operation RM=0, WM=0Read Operation 2.2 4-, 8-, 16-, 32-Word Linear Burst Read Operation Continuous Linear Burst Read OperationReserved area is not available on Synchronous read Programmable Burst Read Latency Operation Output Disable Mode OperationHandshaking Operation See Timing Diagram 6.6, 6.7 Synchronous WriteRM=1, WM=1Program Operation Addressing for program operationData register MLC BlockPaired Page Address Information Paired Page AddressFlash Memory Block including the page in error and copy If program operation results in an error, map outDBS, DFS is for DDP Target data to another block Interrupt register must not be written Program Interleave can work in Auto INTDBS, DFS is for DDP Cache Program Operation Sector0 Sector7Cache Program Operation Flow Diagram Program ErrorLast PGM? Add F101h DQ=DBS Add DataRAM DQ=Data4KBInterleave Cache Program Operation If program operation Results in an errorBlock Copy back completed Copy back Error Copy-Back Program Operation with Random Data InputAdd F241h DQ=0000h DQ=Data Write ‘DFS , FBA’ o f Fla shErase Operation Erase ErrorBlock Erase Operation Erase Interleave1 @DDP Flow Chart INT=1Ready Erase ErrorAdd F100h DQ=DFS*, FBA Add F101h DQ=DBS Add F101h DQ=DBS Add F241h DQ=5=EIErase Suspend During a Block Erase Operation Erase Suspend / Erase Resume OperationErase Resume Partition Information PI Block SLC Only PI Block Boundary Information setting steps PI Block Boundary Information settingPI Block Boundary Information setting Flow Chart PI Block Access mode entry PI Block Access mode entry Flow ChartPI Block Erase PI Block Erase Operation Flow Chart In PI Block Access ModeErasing the PI Area PI Block Program Operation Memory location in the PI area can be programProgramming the PI Area Locking the PIUpdate the PI Area PI UpdateAdd F241h DQ15=INT PI updated PI Block Load Operation OTP Operation SLC only OTP Block Area Structure 1st Block OTP Area StructureOTP Block Load Operation OTP ExitOTP Block Program Operation Programming the OTP AreaOTP Block Program Operation Flow Chart Do Cold/Warm/Hot Nand Flash Core reset OTP ExitAdd DP DQ=Data-in OTPL=0? YESLocking the OTP OTP Block Lock OperationOTP Lock Operation Steps Automatically Updated Add F241h DQ15=INT Do Cold resetAdd F241h DQ15=INT Write Data into DataRAM3 Add 1st Word Locking the 1st Block OTP 13.4 1st Block OTP Lock Operation1st Block OTP Lock Operation Steps 100 Locking the OTP and 1st Block OTP OTP and 1st Block OTP Lock OperationOTP and 1st Block OTP simultaneous Lock Operation Steps 102 14 DQ6 Toggle Bit Status DQ15~DQ7DQ6 DQ5~DQ0 Progress Data Loading Don’t CareECC Operation ECC Bypass OperationInvalid Block Operation Invalid Block Identification Table OperationInvalid Block Replacement Operation Invalid Block Table Creation Flow Chart StartBlock Replacement Operation Sequence Block a1st 1th Nth 1st Block B 1th Nth 107Operating Conditions Absolute Maximum RatingsKFM4GH6Q4M Parameter DC CharacteristicsTest Conditions Valid Block Characteristics AC Test ConditionsDevice Capacitance DDP QDPAC Characteristics for Synchronous Burst Read See Timing Diagrams 6.1 Parameter66MHz 83MHz Unit Max MinAC Characteristics for Asynchronous Read KFN8GH6Q4MKFKAGH6Q4MTBD Min MaxAC Characteristics for Burst Write Operation AC Characteristics for Asynchronous WriteSee Timing Diagrams Parameter Symbol Min Max Unit AC Characteristics for Load/Program/Erase Performance AC Characteristics for INT Auto Mode200 1148-Word Linear Burst Read Mode with Wrap Around Continuous Linear Burst Read Mode with Wrap AroundCLK RDYSee AC Characteristics Table DQ0 DQ15 Asynchronous Read VA Transition BeforeLow Asynchronous Read VA Transition After AVD LowAsynchronous Write ADQ15-ADQ0Valid WD Hi-Z8-Word Linear Burst Write Mode Burst Write Operation followed by Burst Read≈D7 118Start Initial Burst Write Operation 119See AC Characteristics .7 and Table Load Command Sequence last two cycles Read DataLoad Operation Timing Completed Da+nSuperload Operation Timing Program Operation Timing Program Command Sequence last two cycles122 Timing Ongoing StatusInterleave Cache Program Operation ADQ0~ADQ15 Ongoing Status INT bitBlock Erase Operation Timing Erase Command Sequence125 Cold Reset Timing CE, OE Warm Reset Timing127 Flex-MuxOneNAND Hot Reset TimingADQi Nand Flash Core Reset Timing Data Protection Timing During Power DownFlex-MuxOneNAND Operation or Idle Nand Flash Core reset ADQiRDY Status RD Hi-Z130 Write command into Command Register INT will automatically INT auto mode131 Methods of Determining Interrupt Status INT Type Mono INT Type DDPGeneral Operation DQ type 132Asynchronous Mode Using the INT Pin Synchronous Mode Using the INT PinINT Pin to a Host General Purpose I/O Polling the Interrupt Register Status Bit 134Determining Rp Value DDP, QDP Only INT pol = ‘High’ DefaultRpohm INT pol = ‘Low’ Vcc or VccqReady Vss KFN8GH6Q4M @ Vcc = 1.8V, Ta = 25C , CL = 30pFBoot Sequence Boot Loaders in Flex-MuxOneNANDBoot Sequence Boot Loaders in Flex-MuxOneNAND DescriptionNBL3 BL2BL1 NBL2Partition of Flex-MuxOneNAND MLC Partition +1 ~ n-1 BlocksLast Block Address First Block Address Data RegisterDDPDual Die Package DDP and QDP DescriptionQDPQuad Die Package 8G product KFN8GH6Q4M 4G product KFM4GH6Q4M141 16G product KFKAGH6Q4M 142

FLASH MEMORY

Vcc or Vccq

INT pol = ‘Low’

Ready

VOH

Vss

KFN8GH6Q4M @ Vcc = 1.8V, Ta = 25°C , CL = 30pF

Rp(ohm)

- 136 -